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Abstract
This work presents modulation theories for voltage source inverter and matrix converter. It
proposes one new modulation method for voltage source inverter, optimized for switching
losses minimization. To verify the methods, a modulator design is implemented in VHDL
for both converter topologies.
Abstrakt
Ta´to pra´ca prezentuje modulacˇne´ teo´rie pre klasicky´ napa¨tˇovy´ striedacˇ a pre maticovy´ menicˇ.
Navrhuje novu´ modulacˇnu´ meto´du pre napa¨tˇovy´ striedacˇ, optimalizovanu´ na sp´ınacie straty.
K overeniu pop´ısany´ch meto´d boli modula´tory pre oba menicˇe implementovane´ vo VHDL.
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Chapter 1
Introduction
In this work, two different converter topologies will be presented. The task of this work
is to describe their modulation methods and then implement them in VHDL to verify their
functionality.
The Voltage Source Inverter and Matrix Converter were chosen to be presented. The in-
tention is to present modern converters, which are also available at the Department of Elec-
tric Drives and Traction, so the that the modulators can be practically verified on prototypes.
Voltage Source Inverter (VSI) is a well known converter, which is very often used in in-
dustry and in electrical traction drives. This work explains its modulation strategies and is
proposing a new modulation strategy. The task of the new modulation strategy is to lower
switching losses of the converter.
The switching losses are currently forming one of the biggest parts of the dissipated
power. The amount of dissipated power negatively influences the efficiency of the converter
and a cooling system size. The act of lowering this losses, might cause a lowering of a price
of the converter.
Matrix Converter (MC) is a relatively novel converter type, which is not presently
market-common. The main advantage of DC storage part absence is not that significant
in comparison to its overall complexity and high amount of needed active components. Al-
though MC is not economically applicable at the moment, it might be useful in future and
is still a topic of a recent research. This work explains its functionality and then focuses
on Indirect Space Vector Modulation (ISVM) theory.
To verify functionality of modulation methods, modulators for the both converters men-
tioned are implemented in VHDL and tested using their converter prototypes at the univer-
sity department.
1
Chapter 2
Theory
2.1 Voltage Source Inverter
VSI or “Voltage Source Inverter” is a controlled voltage converter. It transfers en-
ergy between a DC voltage circuit and an AC current circuit. It is capable of a four-quadrant
work, which makes it useful for drive applications.
Since transistors with possible high switching frequency were presented, it is the most
common type of converter in drive applications. It is well known and useful because of its
simplicity and low THD.
Most of the VSI functionality and modulation principles are going to be explained
here. Some more information on this topic can be found at [1] and [2].
2.1.1 Functionality
Figure 2.1: Schemes of Voltage Source Inverter
To understand VSI functionality, we have to define virtual zero ”0” as the middle of
the input DC voltage Vin. Therefore +VDC is at the same potential as + terminal of input
2
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voltage and −VDC is at the same potential as − terminal. It is obvious that:
VDC =
1
2
Vin (2.1)
Figure 2.2: Simplified Schema of Voltage Source Inverter
On principle, every IGBT and diode bridge works as an ideal switch (fig. 2.2). It is pos-
sible to see, that every output terminal can be connected to either +VDC or −VDC in every
moment. This gives us eight switching states, which are to be seen in table. 2.1. In this
table there are also displayed line to line voltage and value of common voltage v0 for every
switching state.
State v1 v2 v3 v12 v23 v31 v0
ST0 −VDC −VDC −VDC 0 0 0 −VDC
ST1 +VDC −VDC −VDC +2VDC 0 −2VDC −13VDC
ST2 +VDC +VDC −VDC 0 +2VDC −2VDC +13VDC
ST3 −VDC +VDC −VDC −2VDC +2VDC 0 −13VDC
ST4 −VDC +VDC +VDC −2VDC 0 +2VDC +13VDC
ST5 −VDC −VDC +VDC 0 −2VDC +2VDC −13VDC
ST6 +VDC −VDC +VDC +2VDC −2VDC 0 +13VDC
ST7 +VDC +VDC +VDC 0 0 0 +VDC
Table 2.1: Table of Switching States for VSI
By choosing a combination of these eight switching states, we are able to get reference
value of voltage on the output as mean value during one switching period. Common methods
providing this are PWM or duty-cycle calculation (explained in 2.2.2.3).
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2.1.2 Restrictions
Instead of ideal switches, IGBTs with diodes are used. As IGBTs do not turn off
immediately, it could lead to short circuiting of the input capacitor, what would cause
overcurrent and possible converter destruction. Thus, a short period of time is needed
between every switching, when both IGBTs are turned off. This time period is called ”dead
time” and it will have to be included in a modulator design.
2.1.3 Space Vector and α, β, 0 - Transformation
For modulation to be explained it has to be α, β, 0 - transformation defined. A power
invariant transformation (2.2) was chosen to be used.
~xαβ0 =
xαxβ
x0
 = √2
3
 1 −12 −120 √3
2
−
√
3
2
1√
2
1√
2
1√
2
x1(t)x2(t)
x3(t)
 (2.2)
Vector [xα xβ x0] is called space vector ~xαβ0. To hold a sinusoidal line to line output
voltage, a projection of space vector to α, β plane (“zero plane”) has to be a vector rotating
with constant angular speed on a circle (to keep the amplitude constant).
2.1.4 Known Modulation Methods
To introduce modulator functionality, some of known modulation methods for VSI are
presented.
2.1.4.1 Amplitude Modulation
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Figure 2.3: Line to Line Voltages During One Period and Switching Function.
AM or “Amplitude Modulation” is the oldest known modulation method. It is the sim-
plest method, with a switching frequency matching the frequency of a generated function.
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An important disadvantage of this method is a very high THD factor. Another disadvantage
is that output voltage amplitude depends on an input voltage level. It was used frequently
in past, when a low switching frequency was a significant advantage. With use of IGBT
transistors, this method is very uncommon.
The principle of this method is based on a simple switching between the switching
states ST1 to ST6, where every switching state is active for one sixth of period. As it was
already mentioned before, the amplitude of output voltage is controlled by adjusting of an in-
put DC voltage level. Therefore, a switching function for this method is influenced just by
a period length. Switching function is shown in fig. 2.3.
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Figure 2.4: Space Vector of Amplitude Modulation in α, β, 0 Coordinates.
By observing the position of the space vector for this modulation, it is possible to see
that it switches discontinuously between all of the switching states. The space vector is
represented by the six blue points in fig. 2.4.
In all of the modulation figures in this chapter, the red lines represent the switching
cube inside of which all possible space vector states are to be found. The vertexes of the
cube are the basic switching states. Green lines represent an intersection of the cube space
with the “zero plane”. The resulting plane represents an area, where mean value of common
voltage during one switching cycle is held at zero. Blue lines or points represent a trajectory
of space vector, while using a chosen modulation method.
2.1.4.2 Sinus Modulation
SM or “Sinus Modulation” is practically the simplest method to be understood. It is
a method, where the switching function is generated by applying PWM on a sine reference
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signal. Generation of this signal is explained in fig. 2.5.
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Figure 2.5: Generation of Switching Functions for IGBT Gates using Sinus Modulation
The amplitude is controlled by adjusting an PWM reference signal. The switching
frequency does not depend on the output function frequency. An adjustment of modulated
signal is performed using modulation degree M .
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Figure 2.6: Space Vector of Sinus Modulation in α, β, 0 Coordinates.
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M =
vˆref
VDC
(2.3)
Voltage vˆref is a reference voltage amplitude.
As it is displayed in fig. 2.6, the sinus modulation holds the common voltage v0 = 0 as
a mean value during one switching cycle. Every blue line represents a space vector trajectory
for different modulation degrees. Maximal modulation degree Mmax is limited to value 1,
otherwise the vector would exceed the switching cube space and it would come to overmodu-
lation. The low maximal modulation degree is the reason why it is not the only used method
(this method is chosen just for small frequencies in electrical drives, where there is not a need
for higher modulation degree).
2.1.4.3 Modulation with 3rd Harmonic Injection
3RDM or “Modulation with 3rd Harmonic Injection” is a modulation, which solves
the maximal modulation degree disadvantage of SM. Its main principle is to inject a com-
mon voltage function v0,ref in all reference voltages. This function is chosen as one sixth of
common 3rd harmonic of v1,ref , v2,ref and v3,ref . As this is a common part of voltage, which
is the same in all of the phases, and the zero clamp is not grounded, it does not have any
influence on output currents.
0 pi / 3 2 pi / 3 pi 4 pi / 3 5 pi / 3 2 pi
-1
-0.8
-0.6
-0.4
-0.2
0
0.2
0.4
0.6
0.8
1
ω t (rad)
v
1
- r
e
f,
 v
2
- r
e
f,
 v
3
- r
e
f,
v
0
Figure 2.7: Modulation with 3rd Harmonic Injection Reference Function
For reference voltagesv1,ref (t)v2,ref (t)
v3,ref (t)
 = MVDC
 sin(ωt+ Ψ)sin(ωt+ Ψ + 2pi
3
)
sin(ωt+ Ψ + 4pi
3
)
+ v0,ref (2.4)
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where Ψ is an initial angle, v0,ref is defined as:
v0,ref (t) =
1
6
MVDC sin(3ωt+ 3Ψ) (2.5)
With 3rd harmonic injection, it is possible to see (fig. 2.7), that a maximum of the ref-
erence function vref,max is lower then amplitude vˆref . From fig. 2.8 left we can determine, that:
Mmax =
1
cos 30o
=
2√
3
= 1.15470... (2.6)
This is because, the space vector is not sticking to the “zero plane”. This is observable
in fig. 2.8.
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Figure 2.8: Space Vector of 3RDM in α, β, 0 Coordinates.
2.1.4.4 Space Vector Modulation
SVM or “Space Vector Modulation” is a modulation strategy, which improves 3RDM.
The great disadvantage of 3RDM is that an angular speed is needed to calculate the common
voltage v0,ref . An angular speed is not precisely directly measurable and therefore some kind
of PLL is needed in a modulator design. This has a relatively great impact on a control
stability. SVM, on the other hand, is a method which depends only on actual reference
values, what makes it significantly advantageous.
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For reference voltages system (2.4) is the common reference voltage defined as:
v0,ref (t) = −max (v1,ref (t), v2,ref (t), v3,ref (t)) + min (v1,ref (t), v2,ref (t), v3,ref (t))
2
(2.7)
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Figure 2.9: Space Vector Modulation Reference Function
From fig. 2.9 and fig. 2.10, we can state, that this method has the same advantages as
3RDM, thou it is much easier to implement this method.
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Figure 2.10: Space Vector of Space Vector Modulation in α, β, 0 Coordinates.
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2.2 Matrix Converter
MC or “Matrix Converter” is a direct converter. It transfers the energy from
an AC voltage circuit to an AC current circuit with sine currents on both sides and with
a low THD. Usually, it transfers energy between mains and an AC motor or a power grid
with another frequency.
Figure 2.11: Principle Scheme of Matrix Converter
This converter provides operation in all four quadrants, with optional frequency on
the both sides (the frequency is limited only by switching frequency). Nevertheless the input
power factor is often selected to 1, to keep the maximal transfer ratio between the output
and input voltage amplitude of 0.866.
The main benefit of this converter is that there is no DC electrical storage part demand
that might make the whole design more compact and it is also possible to start the converter
quicker after connecting to mains (there is no need to load the DC capacitor) [6].
There are also few modifications of Matrix Converter topology available and they will
not be presented here. If you need this information, please refer to [5].
2.2.1 Functionality
The main idea of this converter topology (fig. 2.11) is to convert energy directly by switch-
ing freely one of the input phases (U, V, W) to the output phases (A, B, C).
There are two important restrictions, which determine the count of possible switch-
ing states:
• Because of the voltage input source which must not be short circuited, an output phase
can be connected just to one input phase at the same time.
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• Because of the current output circuit which must not be opened, an output phase has
to be constantly connected to some of the input phases.
Therefore every output phase has to be connected to exactly one input phase during the whole
time and therefore 33 of switching states are available.
An overview of switching states is summarized in tab. 2.2. There are three main groups
of switching states. The rotating switching states, labeled as Rot, are representing states,
when an every output phase is connected to a different input phase. As it will be mentioned
later, these switching states cannot be used for Indirect Space Vector Modulation. The sec-
ond group labeled as UV/VU, VW/WV and WU/UW is a group of active switching states. The third
group labeled as zero is a group of zero sequence switching states. There is also an ISVM
interpretation included in the table.
UA UB UC VA VB VC WA WB WC ISVM interpretation
Rot 1 0 0 0 1 0 0 0 1 -
0 1 0 0 0 1 1 0 0 -
0 0 1 1 0 0 0 1 0 -
1 0 0 0 0 1 0 1 0 -
0 0 1 0 1 0 1 0 0 -
0 1 0 1 0 0 0 0 1 -
UV/VU 0 0 1 1 1 0 0 0 0 UV 001, VU 110
0 1 0 1 0 1 0 0 0 UV 010, VU 101
0 1 1 1 0 0 0 0 0 UV 011, VU 100
1 0 0 0 1 1 0 0 0 UV 100, VU 011
1 0 1 0 1 0 0 0 0 UV 101, VU 010
1 1 0 0 0 1 0 0 0 UV 110, VU 001
VW/WV 0 0 0 0 0 1 1 1 0 VW 001, WV 110
0 0 0 0 1 0 1 0 1 VW 010, WV 101
0 0 0 0 1 1 1 0 0 VW 011, WV 100
0 0 0 1 0 0 0 1 1 VW 100, WV 011
0 0 0 1 0 1 0 1 0 VW 101, WV 010
0 0 0 1 1 0 0 0 1 VW 110, WV 001
WU/UW 1 1 0 0 0 0 0 0 1 WU 001, UW 110
1 0 1 0 0 0 0 1 0 WU 010, UW 101
1 0 0 0 0 0 0 1 1 WU 011, UW 100
0 1 1 0 0 0 1 0 0 WU 100, UW 011
0 1 0 0 0 0 1 0 1 WU 101, UW 010
0 0 1 0 0 0 1 1 0 WU 110, UW 001
zero 1 1 1 0 0 0 0 0 0 UV 111, VU 000, UW 111, WU 000
0 0 0 1 1 1 0 0 0 VU 111, UV 000, VW 111, WV 000
0 0 0 0 0 0 1 1 1 WU 111, UW 000, WV 111, VW 000
Table 2.2: Table of Matrix Converter Switching States
With these switching states, using a modulation strategy, a required operation of MC
can be obtained.
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2.2.2 Modulation Methods
To ensure the expected converter operation a modulation has to be present. There are
a few possible modulation methods suitable for MC.
Generally, all modulation methods expect symmetric sine voltage and current at the in-
put and the output. In the following equations, input values are labeled with an index i and
output values with an index o.vU(t)vV (t)
vW (t)
 = vˆi
 cos (ωit)cos (ωit− 2pi3 )
cos
(
ωit− 4pi3
)
 (2.8)
vA(t)vB(t)
vC(t)
 = vˆo
 cos (ωot+ Ψ)cos (ωot+ Ψ− 2pi3 )
cos
(
ωot+ Ψ− 4pi3
)
 = A · vˆi
 cos (ωot+ Ψ)cos (ωot+ Ψ− 2pi3 )
cos
(
ωot+ Ψ− 4pi3
)
 (2.9)
 iU(t)iV (t)
iW (t)
 = iˆi
 cos (ωit+ ϕi)cos (ωit+ ϕi − 2pi3 )
cos
(
ωit+ ϕi − 4pi3
)
 = A · iˆo
 cos (ωit+ ϕi)cos (ωit+ ϕi − 2pi3 )
cos
(
ωit+ ϕi − 4pi3
)
 (2.10)
iA(t)iB(t)
iC(t)
 = iˆi
 cos (ωot+ ϕo + Ψ)cos (ωot+ ϕo + Ψ− 2pi3 )
cos
(
ωot+ ϕo + Ψ− 4pi3
)
 (2.11)
A is a voltage transfer ratio. It is defined as:
A =
vˆo
vˆi
(2.12)
Every switching state from tab. 2.2 can be written into a matrix form, forming switching
state matrix S.
S =
SUA SUB SUCSV A SV B SV C
SWA SWB SWC
 (2.13)
To meet the mentioned restrictions (every output phase has to be connected to exactly
one input phase during the whole operation), the following equations have to be met. SUA + SUB + SUCSV A + SV B + SV C
SWA + SWB + SWC
 =
11
1
 (2.14)
Because a voltage input and a current output are expected, we can determine the input
currents and output voltages of the converter using switching state matrix.uAuB
uC
 = S ·
vUvV
vW
 =
SUA SUB SUCSV A SV B SV C
SWA SWB SWC
 ·
vUvV
vW
 (2.15)
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 iUiV
iW
 = ST ·
iAiB
iC
 =
SUA SV A SWASUB SV B SWB
SUC SV C SWC
 ·
iAiB
iC
 (2.16)
To obtain reference values of voltage and current, more switching states Si have to be
used during one switching cycle. To each of the switching states, there is related a duty cycle
value di. The values of input current and output voltage are then synthesized after (2.17)
and (2.18) as mean values during the whole switching period.vAvB
vC
 = 27∑
i=1
di · Si
vUvV
vW
 (2.17)
 iUiV
iW
 = 27∑
i=1
di · STi
iAiB
iC
 (2.18)
The sequence of individual switching states during the switching cycle is called a switch-
ing pattern. There are many possibilities of choosing a pattern and there is also a degree of
freedom by choosing which of zero switching states will be used. The selection of the pattern
might influence THD, common mode voltage and switching losses.
As following, few modulation methods will be explained. The focus will be concerned
mainly on Indirect Space Vector Modulation method. More information on the other mod-
ulation methods can be obtained at [6].
2.2.2.1 Modulation Duty-Cycle Matrix Strategies
The principle of Modulation Duty-Cycle Matrix Strategies is to calculate a duty cycle
matrix, which defines a duty cycle period for every switch separately and then to combine
switching states with according switching-state duty-cycle periods to relate to the duty-cycle
matrix. Duty-cycle matrix D is derived from (2.17) and (2.18).vAvB
vC
 = 27∑
i=1
di · Si
vUvV
vW
 =
dUA dUB dUCdV A dV B dV C
dWA dWB dWC
vUvV
vW
 = D ·
vUvV
vW
 (2.19)
 iUiV
iW
 = 27∑
i=1
di · STi
iAiB
iC
 =
dUA dV A dWAdUB dV B dWB
dUC dV C dWC
iAiB
iC
 = DT ·
iAiB
iC
 (2.20)
There are two main methods using this strategy: Alesina-Venturini, Alesina-Venturini
Optimum. There were proposed more methods, also called scalar, which are though just
modified Alesina-Venturini Optimum Method [6].
The Alesina-Venturini method calculates the solution directly without injecting any
common reference voltage (according to (2.9)). This method’s main disadvantage is the low
voltage transfer ratio Amax = 0.5. The construction of voltage reference functions can be
seen in fig. 2.12.
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Figure 2.12: Alesina-Venturini Reference Function Example, f1 = 50 Hz, f2 = 30 Hz, A = 0.5
In the figure, the reference input voltage functions are colored gray, the reference output
voltage functions are colorful.
The Alesina-Venturini Optimum method increases the voltage transfer ratio to
0.866 using an injection of common mode voltage into output voltage reference function.
The reference function is then:vA(t)vB(t)
vC(t)
 = A · vˆi
 cos (ωot+ Ψ)cos (ωot+ Ψ− 2pi3 )
cos
(
ωot+ Ψ− 4pi3
)
− A · vˆi
6
cos(3ωot+ 3Ψ) +
vˆi
4
cos(3ωit) (2.21)
The construction of voltage reference functions of Alesina-Venturini Optimum method
can be seen in fig. 2.13.
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Figure 2.13: Alesina-Venturini Optimum Reference Function Example, f1 = 50 Hz,
f2 = 30 Hz, A = 0.866
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2.2.2.2 Direct Space Vector Modulation
The principle of Direct Space Vector Modulation is using Space Vector Modulation
Theory originally researched for VSI. The main difference to the VSI theory is the larger
amount of switching state options. Also, the length of particular voltage vectors varies dur-
ing the time.
Similar to VSI, there is a rotating output reference voltage vector, which is synthe-
sized using switching states. By MC DSVM, there are always four active vectors and one
zero vector used. In fig. 2.14a, there is a DSVM diagram for output voltage. It is possible
to see that in every sector six active vectors are available. Which four of them will be used
is selected by input current modulation.
(a) Output Voltage SVM (b) Input Current SVM
Figure 2.14: Direct Space Vector Modulation
In fig. 2.14b, there is a DSVM diagram for an input current. According to the output
reference vector direction, current vectors direction is determined (full line in figure marks
positive direction). The suitable vectors for synthesizing of an input current reference vector
are then selected. By excluding two non passing output voltage vectors, four switching state
vectors are obtained. Combining these four vectors with zero vector, duty cycles of particular
switching states are calculated and the input current reference vector and the output voltage
reference vector are synthesized.
This modulation method is not going to be used in implementation; therefore deeper
calculations are not included. Deeper explanation of this method is to be found in [6].
2.2.2.3 Indirect Space Vector Modulation
The principle of ISVM is based on dividing the converter to two virtual stages. The first
virtual stage is a virtual rectifier stage, where duty cycles for an input current reference vector
CHAPTER 2. THEORY 16
are calculated. The second stage is a virtual inverter stage, where duty cycles for an output
voltage reference vector are calculated. The both stages are interconnected with virtual DC
circuit. The principle schema is in fig. 2.15.
Figure 2.15: Principle Schema of Matrix Converter Indirect Modulation Stages
For ISVM, two new switching states matrices are defined: SR for virtual rectifier stage
and SI for virtual inverter stage. The turned on switch signifies ’1’ in the switching state
matrices and turned off is ’0’. For the possible switching states, the standard VSI restrictions
(every phase has to be connected either to +1
2
vDC or to −12vDC) and Current Source Rectifier
restrictions (one phase has to be connected to +1
2
vDC and one to −12vDC) are relevant.
The virtual rectifier stage voltage equations can be written using virtual rectifier switch-
ing state matrix SR. vUvV
vW
 =
SU+ SU−SV+ SV−
SW+ SW−
[ 12vDC−1
2
vDC
]
= SR ·
[
1
2
vDC
−1
2
vDC
]
(2.22)
Similar, we can derive virtual inverter stage voltage equations using SI as:vAvB
vC
 =
SA+ SA−SB+ SB−
SC+ SC−
[ 12vDC−1
2
vDC
]
= SI ·
[
1
2
vDC
−1
2
vDC
]
(2.23)
By merging two equations into one, we get:
STI ·
vAvB
vC
 = STR ·
vUvV
vW
 (2.24)
vAvB
vC
 = SI · STR ·
vUvV
vW
 (2.25)
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vAvB
vC
 =
SA+ SA−SB+ SB−
SC+ SC−
 · [SU+ SV+ SW+
SU− SV− SW−
]
·
vUvV
vW
 (2.26)
vAvB
vC
 =
SA+SU+ + SA−SU− SA+SV+ + SA−SV− SA+SW+ + SA−SW−SB+SU+ + SB−SU− SB+SV+ + SB−SV− SB+SW+ + SB−SW−
SC+SU+ + SC−SU− SC+SV+ + SC−SV− SC+SW+ + SC−SW−
 ·
vUvV
vW
 (2.27)
Using equation (2.15), we can determine the transformation from the combination of
virtual inverter and rectifier switching states to the matrix converter switching state.
S =
SA+SU+ + SA−SU− SA+SV+ + SA−SV− SA+SW+ + SA−SW−SB+SU+ + SB−SU− SB+SV+ + SB−SV− SB+SW+ + SB−SW−
SC+SU+ + SC−SU− SC+SV+ + SC−SV− SC+SW+ + SC−SW−
 (2.28)
As next, we will focus on the space vector modulation. The virtual inverter is modulated
as a standard VSI. The virtual rectifier is modulated as a Current Source Rectifier. For
following calculations power invariant α, β-transformation will be used:
~xαβ =
[
xα
xβ
]
=
√
2
3
[
1 −1
2
−1
2
0
√
3
2
−
√
3
2
]x1(t)x2(t)
x3(t)
 (2.29)
Using α, β-transformation on equations (2.9) and (2.10), we can obtain relative reference
vectors in α, β axes.
~vo,ref =
[
vo,ref,α
vo,ref,β
]
=
1
1
2
vDC
√
2
3
[
1 −1
2
−1
2
0
√
3
2
−
√
3
2
]vA(t)vB(t)
vC(t)
 (2.30)
~vo,ref = Mo
√
2
3
[
1 −1
2
−1
2
0
√
3
2
−
√
3
2
] cos (ωot+ Ψ)cos (ωot+ Ψ− 2pi3 )
cos
(
ωot+ Ψ− 4pi3
)
 (2.31)
~ii,ref =
[
ii,ref,α
ii,ref,β
]
=
1
iDC
√
2
3
[
1 −1
2
−1
2
0
√
3
2
−
√
3
2
] iU(t)iV (t)
iW (t)
 (2.32)
~ii,ref = Mi
√
2
3
[
1 −1
2
−1
2
0
√
3
2
−
√
3
2
] cos (ωit+ ϕi)cos (ωit+ ϕi − 2pi3 )
cos
(
ωit+ ϕi − 4pi3
)
 (2.33)
Here, Mi and Mo are modulation degrees for input current and output voltage modu-
lation. Because space vector modulation is used for the virtual inverter, maximal available
modulation degree is Mo,max = 1.15470.... The maximal available modulation degree for
the virtual rectifier is Mi,max = 1.
Mo =
vˆo
1
2
vDC
(2.34)
Mi =
iˆi
iDC
(2.35)
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These mentioned reference vectors can be then synthesized using the virtual rectifier
and virtual inverter switching state vectors. The switching state vectors for the virtual rec-
tifier are in fig. 2.16a and tab. 2.3. The switching state vectors for the virtual inverter are
in fig. 2.16b and tab. 2.4.
(a) Virtual Rectifier SVM (b) Virtual Inverter SVM
Figure 2.16: Indirect Space Vector Modulation
Vector Name ~s sα sβ Active Switches
UV
√
3
2
−
√
1
2
SU+, SV−
UW
√
3
2
√
1
2
SU+, SW−
VW 0
√
2 SV+, SW−
VU −
√
3
2
√
1
2
SV+, SU−
WU −
√
3
2
−
√
1
2
SW+, SU−
WV 0 −√2 SW+, SV−
Table 2.3: Table of Virtual Rectifier Switching States
Using a linear combination of two virtual inverter switching state vectors, it is possible
to synthesize an output reference voltage vector. The vectors vi1 and vi2 are chosen according
to a virtual inverter modulation sector (tab. 2.5).
~vo,ref = di1 · ~vi1 + di2 · ~vi2 (2.36)
Similarly, using linear combination of two virtual rectifier switching state vectors, it is
possible to synthesize an input reference current vector. The vectors ir1 and ir2 are chosen
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Vector Name ~s sα sβ Active Switches
100 2 ·
√
2
3
0 SU+, SV−, SW−
110
√
2
3
√
2 SU+, SV+, SW−
010 −
√
2
3
√
2 SU−, SV+, SW−
011 −2 ·
√
2
3
0 SU−, SV+, SW+
001 −
√
2
3
−√2 SU−, SV−, SW+
101
√
2
3
−√2 SU+, SV−, SW+
Table 2.4: Table of Virtual Inverter Switching States
according to a virtual inverter modulation sector (tab. 2.5).
~ii,ref = dr1 ·~ir1 + dr2 ·~ir2 (2.37)
Virtual Inverter Virtual Rectifier
Sector ~vi1 ~vi2 ~ir1 ~ir2
1 100 110 UV UW
2 110 010 UW VW
3 010 011 VW VU
4 011 001 VU WU
5 001 101 WU WV
6 101 100 WV UV
Table 2.5: Table of Vector Interpretation According to Particular Sectors.
In contrast with standard Active Front End topology, there is a synchronization needed
between the first and the second stage (because there is not a DC storage part present).
There are more possible switching patterns. In this work two of them will be implemented
according to [6]. A non-optimized switching pattern follows:
~ir1 ~ir2 ~ir1
1
2 · d′r1 d′r2 12 · d′r1
~vi1 ~vi2 ~v0 ~vi2 ~vi1 ~vi1 ~vi2 ~v0 ~vi2 ~vi1
1
2 · d11 12 · d12 12 · d0 12 · d22 12 · d21 12 · d21 12 · d22 12 · d0 12 · d12 12 · d11
Table 2.6: Non-optimized Switching Pattern
The pattern table presents a sequence of the switching state vectors of the virtual
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inverter and virtual rectifier together with duty-cycle period ratios. The duty-cycle ratios
are calculated as follows:
d11 = dr1 · di1 (2.38)
d12 = dr1 · di2 (2.39)
d21 = dr2 · di1 (2.40)
d22 = dr2 · di2 (2.41)
d0 = 1− d11 − d12 − d21 − d22 (2.42)
Because the length of a zero vector is defined by the virtual inverter, it is no need to
include a zero vector by the virtual rectifier. Therefore the duty-cycle period is adjusted on
the whole period:
d′r1 =
dr1
dr1 + dr2
(2.43)
d′r2 =
dr2
dr1 + dr2
(2.44)
It is possible to see, that while using the non-optimized pattern, there is a switching
present during zero vector presence. The main task of the pattern optimizing is to remove
this switching. Optimized pattern differs according to a sector sum (input sector number
+ output sector number). If the sum is even, the pattern is same as when non-optimized.
If the sum is odd, the pattern is changed.
~ir1 ~ir2 ~ir1
1
2 · d′r1 d′r2 12 · d′r1
~vi2 ~vi1 ~v0 ~vi1 ~vi2 ~vi2 ~vi1 ~v0 ~vi1 ~vi2
1
2 · d12 12 · d11 12 · d0 12 · d21 12 · d22 12 · d22 12 · d21 12 · d0 12 · d11 12 · d12
Table 2.7: Optimized Switching Pattern for Odd Sum of Sectors
Both, the optimized and the non-optimized pattern lookup tables are to be found in
appendix B.
To determine the influences on maximal voltage transfer ratio, we have to determine
influences on the maximal uDC , using energy conservation law.
Pi = PDC (2.45)
3
2
iˆiuˆi cosϕi = uDCiDC (2.46)
uDC =
3
2
iˆi
iDC
cosϕi =
3
2
Mi cosϕi (2.47)
From equation (2.47), we can determine that maximal voltage transfer ratio is available,
for Mi = 1 and cosϕi = 1.
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2.2.3 Matrix Converter Restrictions
To build a Matrix Converter few restrictions have to be met. The ideal bidirectional
switch has to be replaced with a combination of real switches, the input current distortion,
caused by switching, has to be reduced by a filter and additional protection clamp circuit
has to be added for a case of converter failure.
The schema of converter built at Czech Technical University at Department of Elec-
tric Drives and Traction is in fig. 2.17.
Figure 2.17: Schema of Matrix Converter built at Czech Technical University
2.2.3.1 Input Filter
The main task of the input filter (also drawn in fig. 2.17) is to reduce a current distor-
tion caused by switching. Generally, a LC filter is chosen for this purpose. The converter
prototype uses a series damped filter. More information about the input filter can be found
in [6] and [5].
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2.2.3.2 Protection Clamp Circuit
The main task of the protection clamp circuit is to protect the converter from over-
voltages and overcurrents. It consists of two rectifier bridges with a use of fast recovery
diodes, which are connected to a storage capacitor. This capacitor should be able to store
all energy from parasite inductions in case of an emergency breaking of the converter. More
information on this topic can be found at [6] and [5].
2.2.3.3 Bidirectional Switches
There is a number of possibilities of emulating a bidirectional switch. The known op-
portunities are in fig. 2.18.
(a) (b) (c) (d)
Figure 2.18: Practical configuration of a bidirectional switch: (a) common collector IGBT
switch, (b) common emitter IGBT switch, (c) diode bridge switch, (d) antiparallel RGIGBT
switch
The most common are configurations (a) and (b). An advantage of a common collector
configuration is that drivers for both switches can use a same ground. At the university
prototype, there is a common emitter configuration used.
The configuration (c) is not applicable for MC because there is not a safe commuta-
tion guaranteed. The configuration (d) is a configuration using novel components RGIGBT.
Because of their relatively high price and relatively poor properties, they are not usable at
the moment.
To obtain more information about bidirectional switches, please refer to [5].
2.2.4 Commutation Methods
To switch safely from one input phase to another without short circuiting them, there
is a commutation demanded.
There are several commutation methods available. The commutation methods differ
on the basis of how a commutation switching sequence is decided. There are current, voltage
or combined commutation methods [5]. Every single commutation cycle is done mostly in
two or four steps, depending on the particular method.
In this part, there will be two commutation methods explained, which will also be
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implemented into a modulator design in a next chapter. To obtain more information about
commutation methods, please refer to [5], [6] and [7].
2.2.4.1 Commutation Schema
For commutation to be explained, a commutation scheme is presented in fig. 2.19.
Figure 2.19: Commutation Principle Scheme
The terminal 1 in the figure is a terminal that is initially connected to an output terminal
(U,V or W). The terminal 2 is a terminal to which we want the output to be connected.
The voltage v12 is decisive for voltage commutation methods. The current iO is decisive for
current commutation methods.
2.2.4.2 Four Step Voltage Commutation
The principle of this method is to switch from one input phase to second, using their
line-to-line voltage polarity information. It is switched according to the voltage polarity, not
to open short-circuiting line. Because the output current polarity is unknown, at least two
switches have to be turned on to ensure a current path.
Figure 2.20: Four Step Voltage Commutation Algorithm
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When the line-to-line voltage v12 is positive, we have to deny a state, when S I 1
and S O 2 are turned on at the same time. Similarly, when the line-to-line voltage v12 is
negative, we have to deny a state, when S I 2 and S O 1 are turned on at the same time.
Fig. 2.20 shows, the four step voltage commutation method algorithm. The green back-
ground of a switch signifies that IGBT is turned on.
2.2.4.3 Two Step Current Commutation
The principle of the two step current commutation method is to switch from one input
phase to another, using an output current polarity information. There are always either
input or output transistors switched on during commutation, therefore the possibility of
short-circuiting of input phases is denied.
Figure 2.21: Two Step Current Commutation Principle
When output current polarity iO is positive, S I switches are turned on during commu-
tation. Similarly, when output current polarity iO is negative, S O switches are turned on
during commutation.
Fig. 2.21 shows, the two step current commutation method algorithm. It is clear that
there must be some hysteresis in a current polarity measurement to insure an output current
path. When output current is in a range from −ilimit to ilimit, both S I and S O need to
be turned on. To provide commutation in this range, either an extra logic is needed [5] or
different voltage commutation method is used [7]. A four step voltage commutation was
chosen as a supplement for the implementation of this method.
2.2.4.4 Output Current Polarity Measurement
One of the possibilities of measuring the output current polarity is to compare the volt-
age drop on turned-on IGBT/diode component to the voltage that is slightly higher then
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the minimal IGBT voltage drop VT0. The principle scheme of comparing is in fig. 2.22.
Figure 2.22: Current Polarity Measurement Principle
When the voltage drop on a turned-on component is lower than VT0, the current is too
small for polarity to be determined or the current flows through the diode. When the voltage
drop on component turned on is higher than VT0, the current flows through the IGBT.
The possible states determined from this measurement are summarized in tab. 2.8.
comp I comp O State
0 0 iO polarity is not determined
0 1 iO is negative
1 0 iO is positive
1 1 detection error is present
Table 2.8: Current Polarity Interpretation
Chapter 3
New Modulation Method for VSI
In this chapter new VSI modulation method “NewM” will be presented. This method
should be able to reduce the converter switching losses that will be analytically examined
and then proven using a simulation model in Matlab/Simulink using Plexim Plecs.
3.1 Principle
As it was already mentioned, the task of this method is to reduce the switching losses.
The basic strategy of this method is to specify the reference common voltage v0,ref so that
the number of switching during a period is lower, then by the other common methods.
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Figure 3.1: New Modulation Reference Function
For the reference output voltage functions, we have decided that non-switching cycles
have to be chosen symmetrically. Therefore, every pair of transistors (every half bridge)
is not switching during one third of the reference function period. After a short analysis,
a switching curve was chosen where there is no switching present during the third of period
26
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with maximal values of reference voltage.
For the reference-voltage system (2.4), there was a common-voltage function chosen:
v0,ref = VDC −max(v1,ref , v2,ref , v3,ref ) = VDC
(
1−max
(
v
1,ref
VDC
,
v
2,ref
VDC
,
v
3,ref
VDC
))
(3.1)
Using this system, curves in fig. 3.1 were plotted. In the figure, there are curves
v
1,ref
− v
0,ref
, v
2,ref
− v
0,ref
, v
3,ref
− v
0,ref
(grey), curve v
0,ref
(black) and modulated curves
v
1,ref
, v
2,ref
, v
3,ref
as functions of ωt.
After an examination performed on the other modulation methods, it is possible to
state that the maximal modulation degree for this modulation method is the same as for
SVM and 3RDM.
Mmax =
1
cos 30o
=
2√
3
= 1.15470 . . . (3.2)
In fig. 3.2 the space vector trajectory in α, β, 0-coordinates is shown. It is possible to
see, that the vector trajectory sticks to the upper walls of “switching cube”.
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Figure 3.2: Space Vector of New Modulation in α, β, 0 Coordinates.
3.2 Analytic Derivation of Switching Losses
In general, switching energy loss is a function of an emitter-to-collector voltage, a junc-
tion temperature, an emitter current, a load type etc. To calculate switching energy loss, we
have to linearize the switching energy loss as a function of an emitter current. To achieve
that, we set the voltage constant (the DC input voltage changes during operation just in the
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case of AM), set the load as inductive and the junction temperature as constant. The dissi-
pated energy in IGBT caused by switching is then:
E
loss,T,ON
= k
T,ON
· IE (3.3)
E
loss,T,OFF
= k
T,OFF
· IE (3.4)
Dissipated energy in a diode is caused only by the reverse recovery losses, when the diode
is switching off.
E
loss,D,OFF
= k
D,OFF
· IE (3.5)
We will concentrate just on one phase (one pair of transistors) as the rest is symmetric.
One phase output current function can be written as:
i(t) = iˆ sin (ωt+ ϕ) (3.6)
where ω = 2pif = 2pi
T
.
The dissipated energy calculation was already mentioned at (3.3), (3.4) and (3.5). Be-
cause of switching frequency fsw being much higher than output current frequency f , we can
approximate emitter current in a moment of switching as a mean value during one switching
period.
E
loss
= k
1
Tsw
∫ t0+Tsw
t0
iE(t)dt (3.7)
Mean dissipated power during one output current period can be then calculated as:
P
loss
=
1
T
∑
E
loss
(3.8)
P
loss
=
1
T
(
k
1
Tsw
∫ t0+Tsw
t0
iE(t)dt+ k
1
Tsw
∫ t0+2Tsw
t0+Tsw
iE(t)dt+ k
1
Tsw
∫ t0+3Tsw
t0+2Tsw
iE(t)dt+ · · ·
)
(3.9)
P
loss
= k
1
T
1
Tsw
(∫ t0+Tsw
t0
iE(t)dt+
∫ t0+2Tsw
t0+Tsw
iE(t)dt+
∫ t0+3Tsw
t0+2Tsw
iE(t)dt+ · · ·
)
(3.10)
P
loss
= k
1
T
1
Tsw
∫ t0+T
t0
iE(t)dt (3.11)
P
loss
= kfswf
∫ t0+T
t0
iE(t)dt (3.12)
We can apply this to determine any of the switching losses during one period.
3.2.1 Switching Losses by Sinus Modulation
First, we will determine every part of the switching losses for both components. When
the current is positive the switching losses are present on upper IGBT and diode down.
P
loss,T,UP
= k
T,ON
fswf
∫ pi+ϕ
ω
ϕ
ω
i(t)dt+ k
T,OFF
fswf
∫ pi+ϕ
ω
ϕ
ω
i(t)dt (3.13)
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P
loss,T,UP
= (k
T,ON
+ k
T,OFF
)fswf
∫ pi+ϕ
ω
ϕ
ω
i(t)dt (3.14)
P
loss,D,DOWN
= k
D,OFF
fswf
∫ pi+ϕ
ω
ϕ
ω
i(t)dt (3.15)
When the current is negative the switching losses are present on the upper diode and
the IGBT down.
P
loss,T,DOWN
= (k
T,ON
+ k
T,OFF
)fswf
(∫ ϕ
ω
0
−i(t)dt+
∫ 2pi
ω
pi+ϕ
ω
−i(t)dt
)
(3.16)
P
loss,D,UP
= k
D,OFF
fswf
(∫ ϕ
ω
0
−i(t)dt+
∫ 2pi
ω
pi+ϕ
ω
−i(t)dt
)
(3.17)
Solving these equations, we obtain switching losses present on the upper IGBT/DIODE
part P
SM,loss,UP
and on the IGBT/DIODE down P
SM,loss,DOWN
.
P
SM,loss,UP
=
iˆfsw(kT,ON + kT,OFF + kD,OFF )
pi
(3.18)
P
SM,loss,DOWN
=
iˆfsw(kT,ON + kT,OFF + kD,OFF )
pi
(3.19)
It is possible to see, that the mean dissipated switching power is symmetrically split
between the individual parts when Sinus Modulation is used. The losses also do not depend
on the angle ϕ.
3.2.2 Switching Losses due to New Modulation
To derive switching losses due to New Modulation, we have to define a mask function
that masks the moments when there are no switching losses present. This function will be
then applied on the current function.
This masking function Θ(t) is defined using Heaviside Theta function H(x).
Θ(t) = H(t)− H
(
t− pi
6ω
)
+ H
(
t− 2pi
3ω
− pi
6ω
)
(3.20)
Applying this masking function on the equations (3.14), (3.15), (3.16) and (3.17), we
obtain following equations.
P
loss,T,UP
= (k
T,ON
+ k
T,OFF
)fswf
∫ pi+ϕ
ω
ϕ
ω
Θ(t)i(t)dt (3.21)
P
loss,D,DOWN
= k
D,OFF
fswf
∫ pi+ϕ
ω
ϕ
ω
Θ(t)i(t)dt (3.22)
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Figure 3.3: Masking Function
P
loss,T,DOWN
= (k
T,ON
+ k
T,OFF
)fswf
(∫ ϕ
ω
0
−Θ(t)i(t)dt+
∫ 2pi
ω
pi+ϕ
ω
−Θ(t)i(t)dt
)
(3.23)
P
loss,D,UP
= k
D,OFF
fswf
(∫ ϕ
ω
0
−Θ(t)i(t)dt+
∫ 2pi
ω
pi+ϕ
ω
−Θ(t)i(t)dt
)
(3.24)
By solving these equations, we obtain switching losses present on the upper IGBT/DIODE
part P
NewM,loss,UP
and on the IGBT/DIODE down P
NewM,loss,DOWN
. To simplify these equa-
tions a ξ ratio is defined:
ξ =
k
D,OFF
k
T,ON
+ k
T,OFF
(3.25)
The power dissipation equations are:
P
NewM,loss,UP
= (k
T,ON
+ k
T,OFF
)ˆifsw·
·2 + 2ξ −
√
3 cosϕ+ (1 + ξ)
((
1 + cos
(
ϕ+ pi
6
))
H(6ϕ− 5pi) + (−1 + cos (ϕ− pi
6
))
H(6ϕ− pi))
2pi
(3.26)
P
NewM,loss,DOWN
= (k
T,ON
+ k
T,OFF
)ˆifsw·
·2 + 2ξ −
√
3ξ cosϕ+ (1 + ξ)
((
1 + cos
(
ϕ+ pi
6
))
H(6ϕ− 5pi) + (−1 + cos (ϕ− pi
6
))
H(6ϕ− pi))
2pi
(3.27)
From these equations, it is possible to see that the losses are not split equally between
the upper part and the lower part while using New Modulation.
3.2.3 Relative Switching Losses
The relative losses can be defined as a ratio between losses due to New Modulation and
losses due to Sinus Modulation.
P
rel,loss,UP
=
=
2 + 2ξ −√3 cosϕ
2(1 + ξ)
+
1
2
((
1 + cos
(
ϕ+
pi
6
))
H(6ϕ− 5pi) +
(
−1 + cos
(
ϕ− pi
6
))
H(6ϕ− pi)
)
(3.28)
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P
rel,loss,DOWN
=
=
2 + 2ξ −√3ξ cosϕ
2(1 + ξ)
+
1
2
((
1 + cos
(
ϕ+
pi
6
))
H(6ϕ− 5pi) +
(
−1 + cos
(
ϕ− pi
6
))
H(6ϕ− pi)
)
(3.29)
And total switching losses:
P
rel,loss
=
= 1−
√
3
4
cosϕ+
(
1
2
+
1
2
cos
(
ϕ+
pi
6
))
H(6ϕ− 5pi) +
(
−1
2
+
1
2
cos
(
ϕ− pi
6
))
H(6ϕ− pi)
(3.30)
This was plotted into a fig. 3.4 for different ξ as a function of cosϕ.
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Figure 3.4: Relative Losses Derived Analytically.
In general, it is possible to see a significant reduction of switching losses. In total they
are between ca. 60 and 70 percent of switching losses due to Sinus Modulation. It is also
possible to see that losses are lowest near cosϕ = 1.
For ξ = 1, the losses are equally distributed. It is the case, when the diode losses
are the same as the IGBT losses. In a case, when the IGBT losses are higher (ξ > 1) or
when the IGBT losses are lower (ξ < 1) than the diode losses, we can see that losses are
distributed unequally.
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3.3 Verification on Simulation
To verify derived results a simulation model was created in Matlab/Simulink using
Plexim Plecs.
A simulation of the converter in a steady state was performed to determine its behavior.
3.3.1 Simulation Parameters
The following simulation parameters were chosen.
Variable Value Description
Vinput 460 V DC source voltage
M 1 modulation degree
iˆAC 70 A output AC current amplitude
f 50 Hz output current frequency
fsw 12 kHz switching frequency
Tj 120
o C junction temperature
Lf 4 mH filtering inductor
Table 3.1: Simulation Parameters.
3.3.2 Simulation Model
In principle, the simulation model consists of four parts: a reference function generator,
a PWM modulator, a converter model, and a Matlab script.
The reference function generator generates a reference function with a use of a par-
ticular modulation. This reference function is routed to an input of PWM modulator, where
pulses for each IGBT are generated. This pulses signal comes as an input signal into the con-
verter model, where the converter variables are computed. Some important variables are then
sent to the Matlab Workspace, where they are used for further computation described in
the Matlab script.
Figure 3.5: Simulation principle.
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3.3.2.1 Reference Function Generator
There are three different reference-function generators, each for a different modulation
method. A reference function vector is defined as follows:v1,ref (t)v2,ref (t)
v3,ref (t)
 = MVDC
 sin(ωt)sin(ωt+ 2pi
3
)
sin(ωt+ 4pi
3
)
+ v0,ref (3.31)
For Sinus Modulation, the reference common voltage is defined as v0,ref = 0 and
a reference function generation schema is in fig. 3.6.
Figure 3.6: SM Reference Function Generator
For space vector modulation, the reference common voltage is defined as (3.32) and
a reference function generation schema is in fig. 3.7.
v0,ref (t) = −max(v1,ref (t), v2,ref (t), v3,ref (t)) + min(v1,ref (t), v2,ref (t), v3,ref (t))
2
(3.32)
Figure 3.7: SVM Reference Function Generator
For new modulation, there is the reference common voltage defined as (3.33) and
a reference function generation schema is in fig. 3.8.
v0,ref = VDC
(
1−max
(
v
1,ref
VDC
,
v
2,ref
VDC
,
v
3,ref
VDC
))
(3.33)
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Figure 3.8: NewM Reference Function Generator
3.3.2.2 PWM Modulator
PWM modulator was created as a Plecs Circuit. It consists of factory made PWM
units and saturation blocks, which create a matched signal for IGBT transistors in the con-
verter model.
Figure 3.9: Plecs Circuit VSI PWM Modulator.
3.3.2.3 Converter Model
The converter model was also created as a Plecs Circuit. IGBT/Diode parts were
chosen to emulate real parts. As a load was chosen a 3-phase voltage system with filtering
inductors. Output currents and losses on the individual transistors are measured and then
sent to Workspace.
To simulate losses, a thermal model was also added to the converter model. The ther-
mal sink has a very high thermal capacity, so that the temperature does not change during
simulation. There was a losses model attached for IGBT/Diode parts. It was created using
a datasheet for the IGBT/Diode part POWEREX CM100DU-24NFH [10], which will be used later
in practical application.
For steady-state simulation, initial conditions of a current on inductors and a load
source voltage function have to be stated. They result as a solution for three phases static
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Figure 3.10: Plecs Circuit VSI Converter Model.
system analysis.
The fist harmonic for the converter output voltages phasor can be written as:
~V 1 =
V 1,UV 1,V
V 1,W
 = vˆ,1
 e j0e j 2pi3
e j
4pi
3
 = M · Vinput
2
 e j0e j 2pi3
e j
4pi
3
 (3.34)
Output current phasor:
~I =
IUIV
IW
 = iˆAC
 e
j(0−ϕ)
e j(
2pi
3
−ϕ)
e j(
4pi
3
−ϕ)
 (3.35)
From these two equations, we can determine the load voltage phasor.
~V 1 − ~V L = jωLf · ~I (3.36)
~V L = ~V 1 − jωLf · ~I (3.37)
The current initial values can be then set as: iLf,U(0)iLf,V (0)
iLf,W (0)
 = =(~I) (3.38)
The amplitude of the load source can be set as:
vˆL = V L (3.39)
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The angle Ψ, between the first harmonic of a converter output voltage and a load voltage
source, is:
Ψ = Arg
(
V L,U
)
(3.40)
3.3.2.4 Matlab Script
A task of Matlab script is to calculate mean value of switching power loss for different
conditions. It also does a THD calculation according to (3.41).
THD(i(t)) =
√
I2RMS − I21,RMS
I1,RMS
(3.41)
3.3.3 Results
For the simulation parameters, result plots were collected. Figures are either in absolute
variables or relative variables. Relative variable is a ratio of a variable to the same variable
for SM.
In fig. 3.11, the switching power losses are plotted as a function of cosϕ. From the rela-
tive values, it is possible to see, that a potential of power loss savings by the new method is
up to 40% in comparison to the other methods. In total power loss is around 15% (fig. 3.12).
The highest savings are present, when there is just an active power transmitted.
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Figure 3.11: Switching Losses of Converter for Different Modulations.
In fig. 3.13 we can see that simulated results are quite matching the analytically derived
results. It is also possible to see that the IGBT linearizing coefficient is slightly different
from the diode linearizing coefficient. That means that for chosen IGBT/Diode part, there
will be losses unequally distributed between part up and part down.
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Figure 3.12: Total Losses of Converter for Different Modulations.
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Figure 3.13: Relative Losses and its Distribution using New Modulation.
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From the results in fig. 3.14 we can determine, that current THD does not change
significantly for different modulation methods.
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Figure 3.14: Total Harmonic Distortion of Output Current for Different Modulations.
3.4 Conclusion
In this chapter, we have proposed and verified the new modulation method. Verification
was done analytically and simulated.
Analytically derived results are fitting results from simulation.
This new method, as expected, delivered significant savings on switching power loss
(between 25 and 40%), while other relevant parameters stayed satisfactory (similar THD,
maximal modulation degree Mmax same as by Space Vector Modulation).
The possible difficulty of this method might be non-zero mean value of common voltage,
what might cause polarization of oil in motor bearings. This should be examined in a future
research.
This modulation method is also applied at the modulator design (in the next chap-
ter).
Chapter 4
Application
To verify and demonstrate functionality of the modulation methods, a practical built of
modulators for the converters mentioned was done.
4.1 Control System Hardware
Both of the modulators were described in VHDL on RTD FPGA 6800 Board [12]. This
FPGA board is then connected to a particular Converter sending gate pulses for converter
transistors and obtaining error signals. The FPGA board is also connected to CPU board
CMA157886 cpuModules [13] running Microsoft DOS operating system. The CPU board
can be also connected to A/D conversion card through a PCI port to provide a system for
real-time machine control.
The whole control system is displayed in fig. 4.1.
Figure 4.1: Control System Hardware Connection.
The connection via ISA bus might be done using IO space or memory space. For this
application, IO space was selected.
4.1.1 isa io2avalon
All of the modulators are written to communicate via avalon bus to maintain the ver-
satility of modules. To adjust ISA IO bus to avalon bus a bridge unit isa io2avalon was
39
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created according to [14]. This unit is displayed in fig. 4.2.
Figure 4.2: Bridge isa io2avalon.
A transfer cycle begins always with setting the address (isa a) and address enable signal
(isa aen). The address is decoded and if it matches the memory hole space, avalon chip -
select signal turns to logical ’1’ and iocs16 is pulled down to evoke the 16-bit data
transfer. The lowest five bits of isa a bus are directly connected to the five lowest bits of
the avalon address bus. The rest of avalon address bus is directly connected to logical ’0’.
Note that because a 16-bit transfer is present, the lowest address bit is insignificant and
should not be connected to a modulator unit.
When a writing cycle is present, the data (isa d) are buffered with a raising edge of
signal isa iow and then transfered in next cycle of avalon clk clock to avalon data write
bus and signal avalon write enable turns to ’1’ for one period of avalon clk clock.
When a reading cycle is present, isa ior signal turns to logical ’0’, isa d bus is
connected with avalon data read bus and avalon read enable turns to ’1’.
To determine a control cycle period length, it is needed to know the reading and writing
speed, while using this unit and ISA IO bus. This was determined by a testing script using
a 32-bit CPU counter. The resulting times are written in tab. 4.1.
writing cycle 1.6 µs
reading cycle 1.4 µs
Table 4.1: Measured approximate times of writing and reading cycle.
4.2 Voltage Source Inverter
First, a VSI modulator will be presented. It provides three modulation methods (SM,
SVM and New Modulation) with a symmetric saw signal and a driver error handling. To pro-
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vide higher versatility of the modulator, different operation modes are possible. It is possible
to operate with or without dead time. With or without using a safe mode, during which
a driver error immediately stops the converter.
4.2.1 Converter Loser
4.2.1.1 Description
Converter Loser is a converter created at the Czech Technical University in Prague,
Department of Electric Drives and Traction to be used for educational purposes. It consists
of eight IGBT pairs with antiparallel diodes [10], a filtering capacitor and SCALE drivers
[11]. The whole converter is controlled using 5V TTL signals for IGBT driving (logical ’1’
= IGBT is turned on) and error handling (logical ’0’ = driver is in error).
Figure 4.3: Picture of Converter Loser, from [4]
The SCALE drivers provide overcurrent and higher IGBT power dissipation protection.
In case of failure they automatically wait for a necessary period of time until IGBT is cooled
down [11]. The failure flag is removed automatically after the next switching or can be
removed manually by confirming the error.
The SCALE drivers also provide two modes of operation. A DEAD TIME MODE, during
which a dead time is generated automatically and DIRECT MODE during which a dead time
is not generated. Note that it is necessary for this application that DIRECT MODE is present.
The important parameters of the converter are summarized in tab. 4.2.
More information about converter Loser can be found in [3] and [4].
4.2.1.2 Connectors
There are two 15 pin D-SUB connectors present on the converter. One with a name
“PULSES” is a connector, where IGBT control pulses are present. The second one with
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nominal input voltage 800 V
nominal input current 70 A
maximal switching frequency 16 kHz
Table 4.2: Nominal Parameters of Converter Loser.
a name “ERROR” is a connector, where error signals are present.
D-SUB pin signal BOARD pin
1 IGBT U down CN6 19
2 IGBT U up CN6 21
3 IGBT V down CN6 23
4 IGBT V up CN6 25
5 IGBT W down CN6 27
6 IGBT W up CN6 29
7 IGBT X down CN6 31
8 IGBT X up CN6 33
9 GND CN6 20
10 GND CN6 22
11 GND CN6 24
12 GND CN6 26
13 GND CN6 28
14 GND CN6 30
15 GND CN6 32
Table 4.3: Table of connector “PULSES” pins, their interpretation in DIRECT MODE and
connection to FPGA board.
At IGBT signals, gate control pulses are present.
The “ERROR” connector consists of an error flag register, where each bit signalizes,
where an error is currently present. The error state of converter can be confirmed turning
“error confirmation pin” to logical ’1’.
If pulses on some transistor are blocked by the driver logic, “pulses blocked” signal
turns to logical ’1’. If at least one transistor from the error flag is in an error state, “at
least one error pin” turns to logical ’1’. These two signals are not connected to the FPGA
board.
Note that the +15V pins should not be physically connected to FPGA board. Do-
ing so could damage the board.
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D-SUB pin signal BOARD pin
1 error U down CN6 01
2 error U up CN6 03
3 error V down CN6 05
4 error V up CN6 07
5 error W down CN6 09
6 error W up CN6 11
7 error X down CN6 13
8 error X up CN6 15
9 GND CN6 02
10 +15V NC
11 pulses blocked NC
12 at least 1 error NC
13 error confirmation CN6 10
14 +15V NC
15 GND CN6 14
Table 4.4: Table of connector “ERROR” pins, their interpretation and connection to FPGA
board.
4.2.2 Modulator Description
In this section modulator functionality will be explained.
4.2.2.1 VSI top
VSI top module is a top module of a voltage source inverter modulator entity. This
entity interconnects all the others inside. Its simplified routing is displayed in fig. 4.4.
Figure 4.4: Top modulator entity VSI top.
Input signals of top unit are consisting of clk, which is FPGA board clock, reset,
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which resets the entity, avalon bus, which is routed to avalon decoder and errors in sig-
nal, which stores the information about driver state. Output signals are error confirm,
which confirms the error driver flags and six IGBT gate signals, which can be then routed
to three pairs of transistors (U, V, W or X).
Signals clk and reset are routed through the whole design. They will not be drawn in
unit schemes.
The whole control is done in unit avalon decoder, which provides settings for all
the other units. It also provides important global signals such as programming mode (some
of the settings apply just in this mode, changes are made immediately - not waiting for saw
synchronizing signal, pulses are blocked during this mode) and pulse blocking signal which
simply blocks pulses. The majority of communication in the top level module is done using
enable-acknowledgement handshake.
The units modulation, saw generator and PWM units provide chosen modulation
from obtained data.
4.2.2.2 avalon decoder
As it was already mentioned avalon decoder is the main control entity in the project.
Figure 4.5: Control entity avalon decoder.
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The whole communication on avalon bus is done inside the avalon com process. This
process allows reading from shadow registers and the interrupt register and writing to shadow
registers and the command register. When a new shadow register is loaded a * new signal
turns to logical ’1’ for one clock period. This is then further processed with * registers
process. Some registers (saw data registers and PWM data registers) need an enabling com-
mand to inhibit * new signal.
All actual information about converter modulator and converter is stored in the inter-
rupt register.
The command control process is called by command new signal. Depending on data writ-
ten into this register, a command is executed. Possible commands are: pulse blocking on (sets
’1’ in pulse blocking signal immediately), pulse blocking off (sets ’0’ in pulse blocking
signal immediately), programming mode on (sets ’1’ in programming mode signal imme-
diately), programming mode off (sets ’0’ in programming mode signal immediately), saw
data enable command (sets ’1’ in saw new signal for one clock period), PWM data enable
command (sets ’1’ in PWM new signal for one clock period), error confirm (confirms error,
if error signal is ’0’ and safe mode is turned on), safe mode on, safe mode off, dead time
on (turns dead time on to logical ’1’), dead time off (turns dead time on to logical ’0’).
Note, that dead time on signal applies in PWM units first after programming mode has
been turned on.
When * new signal turns to logical ’1’, * registers process sets * data enable signal
to logical ’1’ until an acknowledgement signal * data ack appears. If you try to write to
register, during enable signal is in ’1’, a writing error occurs in the interrupt register.
4.2.2.3 saw generator
The main function of the saw generator unit is to generate a symmetric saw function
signal. At the beginning of every period, it produces synchronizing signal saw sync.
Figure 4.6: Saw function signal generator saw generator.
Process generator generates symmetric saw function signal saw out. At beginning of
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every period it produces synchronizing signal saw sync. The internal counter is synchronized
in process sync.
Process frequency dividing has a counter counting upto frequency divider value.
At beginning of every period it generates clk enable signal, which enables synchronizing of
generator’s internal counter in process sync.
Process programming is loading new data from shadow registers (from unit avalon deco-
der) when the synchronizing signal or the programming mode are present. Actual period
information (period now) is needed to calculate modulation input values. Although it is not
recommended to change period value during New Modulation Method presence.
4.2.2.4 modulation
The modulation unit provides modulation calculations from input non modulated data.
If input data are already modulated, SM method should be chosen.
Figure 4.7: Modulation calculations unit modulation.
Process new settings loads a modulation method value from a shadow register from
unit avalon decoder. A new value is loaded, if modulation method enable signal is ’1’
and programming mode is present or any of new data for modulation are not present
(PWM data enable = ’0’).
In process computation, modulation fitted data are calculated according to individ-
ual modulation methods equations (SM, SVM, NewM). Depending on a currently chosen
modulation method, output values (PWM * value) are calculated. The process of the calcu-
lation takes two clock cycles, therefore the enable signal has to be delayed. This is provided
by the process enable tunneling.
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4.2.2.5 PWM unit
The PWM unit provides Pulse Width Modulation and generates a dead time.
Figure 4.8: Pulse Width Modulation PWM unit.
Processes new values and DEAD TIME new settings are loading new values from shadow
register using enable-acknowledgement handshake. The loading of new values is present only
during programming mode or when saw sync signal turns ’1’.
By comparing saw input signal with PWM value signal, compared signal is produced.
Using this signal the IGBT pulses signals are then generated in the DEAD TIME generator
process. Dead times are added using FSM and counter.
4.2.2.6 pulse blocking
pulse blocking unit blocks gate pulse signals, if programming mode = ’1’ or pulse blo-
cking = ’1’.
In the process blocking, an output signal is selected. When the pulse blocking signal
or the programming mode are present it sets ’0’ to output, when not, it pipelines the pulse
data through.
4.2.2.7 error handling
This unit is reading the error input signals. In a case of an error presence, it sets the in-
formation about an error for avalon decoder unit.
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Figure 4.9: Pulse Blocking Unit.
Figure 4.10: Error Handling Unit.
The process safety input is responsible for setting error flag register. In a case of
an error presence at the input, it sets error flag register. When PC confirm signal from
avalon decoder unit is set to ’1’, it clears the register.
A signal pc error interrupt includes an information about an error present at some
of the drivers. It is set in process pc interrupt.
In the moment, a confirmation request comes from avalon decoder, error confirm out
signal is set to logical ’1’. When error flag register is cleared, the signal is deasserted.
This unit is working with logical ’1’ for an error being present at the input. In a case,
when logical ’0’ states an error present (e.g. converter Loser is used), it is necessary to
negate the signal in a top module.
4.2.3 VSI Registers Description
Here, the VSI shadow registers will be presented. These registers are providing the com-
munication with the unit.
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Interrupt Register 0x1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - R R R R R R R R R R R R R
- - - DTO SM DTE ME PVE SE DE PM PB ML PVL DTL SL
Interrupt Register basically provides all the necessary actual information about the con-
verter.
SL SAW LOADED
The saw registers are already loaded to operate.
DTL DEAD TIME LOADED
The dead time registers are already loaded to operate.
PVL PWM VALUES LOADED
The PWM values registers are already loaded to operate.
ML MODULATION LOADED
The modulation settings are already loaded to operate.
PB PULSE BLOCKING
Pulse blocking mode is present (might also be a result of an error).
PM PROGRAMMING MODE
Programming mode is present. Pulses are blocked. Some settings apply only in
programming mode.
DE DRIVER ERROR
Some driver error is present. In a case of safe mode operation, the blocking mode
is turned on.
SE SAW WRITING ERROR
This error occurs when it is tried to write into saw registers, before new values
are loaded.
PVE PWM WRITING ERROR
This error occurs when it is tried to write into PWM value registers, before new
values are loaded.
ME MODULATION WRITING ERROR
This error occurs when it is tried to write into modulation register, before new
values are loaded.
DTE DEAD TIME WRITING ERROR
This error occurs when it is tried to write into dead time register, before new
values are loaded.
SM SAFE MODE
Safe mode is present. In case of a driver error, pulses are automatically blocked.
DTO DEAD TIME ON
Indicates that dead time is being generated.
This setting is recommended unless a used converter is capable of dead time
generation.
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Command Register 0x0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - - - - - W W W W
- - - - - - - - - - - - CR3 CR2 CR1 CR0
CR3-0 Description
0x1 BLOCK PULSES
Turns pulse blocking on.
0x2 UNBLOCK PULSES
Turns pulse blocking off.
0x3 PROGRAMMING MODE ON
Turns programming mode on.
0x4 PROGRAMMING MODE OFF
Turns programming mode off.
0x5 SAW DATA ENABLE
Requests new saw values to be loaded (applies first in new saw period).
0x6 PWM DATA ENABLE
Requests new PWM values to be loaded (applies first in new saw period).
0x7 SAFE MODE ON
Turns safe mode on (automatic pulse blocking in a case of a driver error).
0x8 SAFE MODE OFF
Turns safe mode off.
0x9 ERROR CONFIRMATION
Confirms error, in case the source of error was removed.
0xA DEAD TIME ON
Turns dead time generation on (applies first in programming mode).
0xB DEAD TIME OFF
Turns dead time generation off (applies first in programming mode).
Modulation Method Register 0x2
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - - - - - - - W/R W/R
- - - - - - - - - - - - - - MR1 MR0
MR1-0 Description
’00’ SINUS MODULATION
PWM signals are not being changed
’01’ SPACE VECTOR MODULATION
PWM signals are recalculated according to SVM
’10’ NEW METHOD MODULATION
PWM signals are recalculated according to NewM
During this method, any changes of the saw signal frequency are not recommended.
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Dead Time Value Register 0x3
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - W/R W/R W/R W/R W/R W/R W/R W/R
- - - - - - - - DT7 DT6 DT5 DT4 DT3 DT2 DT1 DT0
This register determines dead time length, which can be calculated using equation (4.1).
TDT =
n+ 1
fclk
(4.1)
Where n stands for dead time value and fclk for clock frequency.
Changes of this setting apply first after turning programming mode on.
Saw Period Register 0x4
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R
R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0
This register contains the period of the periodic symmetric sawtooth signal.
It is being loaded at the a beginning of a new saw period. Note that additional command
(SAW DATA ENABLE) is needed to request the loading of the new values. The PWM VALUES
LOADED flag is significant first after the command has been send.
The signal frequency calculation is explained in the next section.
Saw Frequency Divider Register 0x5
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - W/R W/R W/R W/R W/R W/R W/R W/R
- - - - - - - - R7 R6 R5 R4 R3 R2 R1 R0
This register contains a value of frequency divider for sawtooth signal.
It is being loaded at a beginning of a new saw period. Note that additional command
(SAW DATA ENABLE) is needed to request the loading of the new values. The PWM VALUES
LOADED flag is significant first after the command has been sent.
The sawtooth signal frequency calculation follows:
fsaw =
fclk
2(p+ 1)(d+ 1)
(4.2)
Where fclk is the FPGA clock frequency, p is the period value and d is the frequency
divider value.
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Error Register - 0x6
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - - - R R R R R R
- - - - - - - - - - E5 E4 E3 E2 E1 E0
This register provides a possibility to locate at which component a driver error was
present. After removing the source of the error, it is needed to clear this register with ERROR
CONFIRMATION command.
Registers PWM U VALUE, PWM V VALUE, PWM W VALUE - 0xA, 0xB, 0xC
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R
R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0
These registers store the PWM input values. In a case of Sinus Modulation opera-
tion, an absolute value of the values should not exceed the half of the saw period value.
In case of SVM or NewM operation, it should not exceed 0.576 of the saw period value.
The values are in the complement integer number format.
4.2.4 VSI C Header
To use the VSI converter in a control algorithm, a C Header was written.
There are prepared functions for writing and reading particular registers and writing
particular commands. It also stores addresses of registers.
The header is included on the CD. It is also printed in appendix C.
4.2.5 VSI Demo Code
In order to verify function of the converter a demo code was written. The demo gener-
ates 50 Hertz three phase sine signal, which is present at output. It is also possible to read
and write particular registers using this program.
This program with source codes is included on the CD.
4.3 Matrix Converter
The matrix converter modulator will be presented in this part. It provides indirect space
vector modulation with four step voltage commutation and two step current commutation.
There is also a current-direction recognition included in the modulator design. To keep
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a higher versatility of the modulator, there are two optional patterns (optimized and non-
optimized), and an option of safety mode, during which the converter stops, if a driver error
is detected.
4.3.1 Matrix Converter Prototype
Some parts of the matrix converter prototype were already explained in chapter 2.2.3.
The full hardware schema is in fig. 2.17.
4.3.1.1 Description
To verify the functionality of the modulator, matrix converter prototype created at
Czech Technical University in Prague Department of Electric Drives and Traction will be
used. This prototype was built for research purposes.
Figure 4.11: Picture of Matrix Converter Prototype
The converter hardware is widely explained at [8]. It consists of 18 IGBT modules
Polovodicˇe a.s. GD401-70-12. The nominal properties of the converter are summarized
in tab. 4.5.
nominal output current 25 A
nominal phase-to-phase input voltage 400 V
minimal dead time period 850 ns
Table 4.5: Nominal Parameters of Matrix Converter Prototype
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4.3.1.2 Connectors
There are three identical driver connectors on the converter prototype (one for every
output phase) and one CPU board connector storing information about the input voltage
polarity. There are also voltage and current measurement signal connectors wiring signals
from LEM probes, which are though irrelevant for the modulator design.
CONNECTOR pin signal BOARD pin
01 +5 V NC
02 +5 V NC
03 GND NC
04 +3.3 V NC
06 not comp O Y U CNX 35
08 not comp I Y U CNX 33
10 S Y U O CNX 31
12 S Y U I CNX 29
14 not error Y U O CNX 27
16 not error Y U I CNX 25
18 not comp O Y V CNX 23
20 not comp I Y V CNX 21
22 S Y V O CNX 19
24 S Y V I CNX 17
26 not error Y V O CNX 15
28 not error Y V I CNX 13
30 not comp O Y W CNX 11
32 not comp I Y W CNX 09
34 S Y W O CNX 07
36 S Y W I CNX 05
38 not error Y W O CNX 03
40 not error Y W I CNX 01
05 - 39 (odd) GND CNX 36 - CNX 02(even)
Table 4.6: Matrix Converter Driver Connector Signals and Wiring
In tab. 4.6, the driver connector signal wiring is explained. The connector is a 40-pin
flat type connector. There is a same connector on the driver board for every output phase.
Depending on the phase (Y), a CNX port of the FPGA board is selected, according to
tab. 4.7. The supply pins (+5 V,+3.3 V and GND) have to be connected to some external
energy supply.
The input voltage polarity connector wiring is in tab. 4.8. The logical ’1’ signifies the
positive direction of voltage. Note, that the voltage polarity has to be determined in the
CPU (using A/D conversion board) and sent to the particular pins of the unit parallel port.
This has to be implemented in an application control algorithm.
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Y (output phase) CNX
A CN4
B CN5
C CN6
Table 4.7: FPGA Board Driver Mapping
CPU BOARD PIN SIGNAL FPGA BOARD PIN
port 378 (0) V UV CN4 43
port 378 (1) V VW CN4 45
port 378 (2) V WU CN4 47
Table 4.8: Voltage Polarity Measurement Wiring
4.3.2 Modulator Description
In this section modulator functionality will be explained. The modulator unit names
and topology were chosen similar to the VSI modulator.
4.3.2.1 MC top
MC top module is a top module of matrix converter modulator entity. This entity inter-
connects all the others inside. Its simplified routing is displayed in fig. 4.12.
Figure 4.12: Top modulator entity MC top.
Input signals of top unit are consisting of clk, which is the FPGA board clock, reset,
which resets the entity, avalon bus, which is routed to avalon decoder, error bus (particular
signals for every driver) and measurement signals consisting of comp bus (for an output cur-
rent polarity determination) and voltage measure bus (input voltage polarity information).
Output signals are forming gate signal bus. There are particular signals for every transistor
gate.
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Signals clk and reset are routed through the whole design. They will not be drawn in
the unit schemes.
The whole control is executed in unit avalon decoder, which provides settings for all
the other units. It also provides important global signals such as programming mode (some
of the settings apply just in this mode, changes are made immediately - not waiting for
saw synchronizing signal, pulses are blocked during this mode) and pulse blocking signal
which simply blocks pulses. Most of the communication in the top level module is done using
enable-acknowledgement handshake.
The units saw generator, time adjustement and modulator provide chosen modu-
lation from obtained data. To ensure safe commutation, unit commutation is present.
4.3.2.2 avalon decoder
As it was already mentioned avalon decoder is the main control entity in the project.
Figure 4.13: Control entity avalon decoder.
The whole communication on avalon bus is executed inside the avalon com process. This
process allows reading from shadow registers and interrupt register and writing to shadow
registers and command register. When a new shadow register is loaded a * new signal turns
to logical ’1’ for one clock period. This is then further processed with * registers process.
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Some registers (saw data registers and times data registers) need an enabling command to
inhibit * new signal.
All actual information about converter modulator and converter is stored in interrupt-
register.
The command control process is called by command new signal. Depending on data
written into this register, a command is executed. Possible commands are: pulse block-
ing on (sets ’1’ in pulse blocking signal immediately), pulse blocking off (sets ’0’ in
pulse blocking signal immediately), programming mode on (sets ’1’ in programming mode
signal immediately), programming mode off (sets ’0’ in programming mode signal immedi-
ately), saw data enable command (sets ’1’ in saw new signal for one clock period), times
data enable command (sets ’1’ in times new signal for one clock period), error confirm
(confirms error, if error signal is ’0’, safe mode on, safe mode off, optimized pattern on,
optimized pattern off, two step commutation (sets ’0’ in four step signal) and four step
commutation (sets ’1’ in four step signal).
When * new signal turns to logical ’1’, * registers process sets * data enable signal
to logical ’1’ until acknowledgement signal * data ack is asserted. If you try to write to
a register, during an enable signal is in ’1’, a writing error occurs in interrupt register.
4.3.2.3 saw generator
Here, a unit adapted from VSI modulator project was used (explained at 4.2.2.3).
The functionality of the unit is the same. The only difference is, that the settings of the unit
can only be changed in the programming mode.
4.3.2.4 time adjustement
Figure 4.14: Time Period Adjusting Unit time adjustement.
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The time adjustement unit is a unit responsible for preparing data for the modu-
lator comparator, depending on the chosen pattern.
The unit input data are entering the process adjustement, where they are prepared
according to the chosen switching pattern (if the pattern is optimized, the calculation de-
pends also on the sector sum). The output of this process are data, which are prepared for
the modulator unit, where they will be compared to the saw signal.
The output data enable signal is asserted by the input data enable signal in the pro-
cess enable routing. Because the calculation lasts one clock cycle, the enable signal is
delayed by this time period. The signal is deasserted by data ack signal.
4.3.2.5 modulator
The modulator unit is providing the switching of particular bidirectional switches in
time.
In the process new data, new values are loaded synchronized with a beginning of a saw
period (signified by signal saw sync) or during programming mode, if data enable signal is
present.
Figure 4.15: Modulation Unit modulator.
In the process compare, the loaded data are then compared to saw signal and it is de-
termined, which part of pattern is currently present.
Depending on the pattern part information, there is a switching of bidirectional switches
generated using lookup table in the process output lookup.
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4.3.2.6 commutation
The commutation unit provides the commutation (two step or four step) and it blocks
pulses if necessary (programming mode or pulse blocking are present).
Figure 4.16: Commutation Unit commutation.
The internal four step set process is loading new settings of a commutation method,
if programming mode is present or there is not any commutation currently present. If
the commutation cannot be provided by * two step unit, force 4step * signal is asserted
and this process chooses four step commutation method for the current output phase.
Depending on the commutation method currently chosen by internal four step set,
the outputs from commutation units (* four step and * two step) are routed to entity
output in process method choosing. If programming mode or pulse blocking are present, ’0’
is routed to the transistor gate signals.
To every * four step unit, the voltage direction bus is connected. It consists of
the signals V UV, V VW and V WU, which store information about a voltage polarity. Every
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* two step unit needs information about an output current polarity.
To every commutation unit, dead time signals are routed (dead time value, dead time-
enable and dead time ack). The dead time value signal stores information about the com-
mutation step time period length, these signals are not drawn in the unit scheme figure.
4.3.2.7 four step commutation
The four step commutation unit provides a commutation using four step voltage mod-
ulation method.
Figure 4.17: Four Step Voltage Commutation Unit four step commutation.
Signals input U, input V and input W, signifying the reference output phase, are first
decoded into one signal in phase decoding process. The length of a commutation step
determined by dead time value is asserted during programming mode by using enable-
acknowledgement handshake. To achieve the correct step length a simple resetable counter
is used.
In the process commutation, there is a generic four step commutation written using
FSM. There are generic signals used in this process (they are adjusted to the versatile case
of commutation - see commutation schema at 2.2.4.1). This commutation adjusting for
the particular cases is processed in the cases process.
Signal no com is asserted, when there is no commutation currently present in the unit.
4.3.2.8 two step commutation
The two step commutation unit provides commutation using two step current modu-
lation method.
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Figure 4.18: Two Step Current Commutation Unit two step commutation.
In this unit, the processes phase decoding, dead time settings and counter are iden-
tical with those in four step commutation unit.
The process commutation is providing the whole commutation using FSM. The sig-
nal no com is asserted, when there is no commutation currently present at the unit. If
the current direction cannot be recognized, the signal force 4step, forcing the four step
commutation, is asserted.
4.3.2.9 voltage current direction
The voltage current direction unit prepares the input phase-to-phase voltage po-
larity signals and voltage signals from the particular transistors (output current polarity
detection) to be used in commutation.
The voltage polarity signals (V UV input, V VW input and V WU input) are sampled with
a clock frequency. If a signal value did not change during the last three samples, then this
value is being loaded into the voltage polarity register (V UV, V VW and V WU).
The actual output phase information is obtained using the output gate signals (using
or). Using these signals and the compared voltage signals from the particular transistors,
the output current polarity is determined in a unit current decoder. There are three iden-
tical current decoder units present, each for the particular output phase.
4.3.2.10 current decoder
The current decoder unit determines the output current direction from the informa-
tion about an actual connected input phase and the compared voltages on the particular
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Figure 4.19: Polarity Detection Unit voltage current direction.
transistors.
In the process input safety, the compared voltage signals are sampled. If a signal value
does not change during three clock cycles, this value is loaded to internal comp * signal
register. Using this register, the output current direction is determined.
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Figure 4.20: Output Current Polarity Detection Unit current decoder.
In the process compare unit, the output current polarity is determined using the com-
pared voltage signals and actual connected input phase information according to the 2.2.4.4.
This unit cannot determine current polarity during commutation. A detection error is not
captured and the output current polarity is set as undecided.
4.3.2.11 error handling
The error handling unit captures the error signals and resets the error register after
the confirmation command was called.
Figure 4.21: Error Capturing Unit error handling.
In the process error register, the driver error signals from the converter are sam-
pled. If there is the same non-zero signal during three clock cycles, an internal error register
is asserted. If a confirmation signal pc confirm is asserted, the error registers are set to zero.
In the process pc interrupt, a driver error signal for interrupt register is decided.
If there is some error present at the error register, pc error interrupt signal is set to ’1’.
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4.3.3 Registers Description
In this section a use of registers will be described. In a case of practical use of modulator,
this section has a great significance.
Interrupt Register 0x1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - R - R R R R R R R R R R R
- - - SM - DTE OO TE SE DE PM PB FS TL DTL SL
Interrupt Register basically provides all the necessary actual information about the con-
verter.
SL SAW LOADED
The saw registers are already loaded to operate.
DTL DEAD TIME LOADED
The dead time registers are already loaded to operate.
TL TIMES LOADED
Time registers are already loaded to operate.
FS FOUR STEP ON
When 1, the converter is operating with four step voltage commutation.
When 0, two step current commutation is present.
PB PULSE BLOCKING
Pulse blocking mode is present (might also be a result of an error).
PM PROGRAMMING MODE
Programming mode is present. Pulses are blocked. Some settings apply only in
programming mode.
DE DRIVER ERROR
Some driver error is present. In case of safe mode operation, the blocking mode
is turned on.
SE SAW WRITING ERROR
This error occurs when it is tried to write into saw registers, before new values
are loaded.
TE TIMES WRITING ERROR
This error occurs when it is tried to write into input time and sector registers,
before new values are loaded.
OO OPTIMIZED ON
Optimized pattern is used.
DTE DEAD TIME WRITING ERROR
This error occurs when it is tried to write into dead time registers, before new
values are loaded.
SM SAFE MODE ON
Safe mode turns on pulse blocking, if a driver error is present.
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Command Register 0x0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - - - - - W W W W
- - - - - - - - - - - - CR3 CR2 CR1 CR0
CR3-0 Description
0x1 BLOCK PULSES
Turns pulse blocking on.
0x2 UNBLOCK PULSES
Turns pulse blocking off.
0x3 PROGRAMMING MODE ON
Turns programming mode on.
0x4 PROGRAMMING MODE OFF
Turns programming mode off.
0x5 SAW DATA ENABLE
Requests new saw values to be loaded (applies first in programming mode).
0x6 TIMES DATA ENABLE
Requests new time and sector values to be loaded (applies first in new saw
period).
0x7 OPTIMIZE ON
Turns pattern optimizing mode on (only in programming mode).
0x8 OPTIMIZE OFF
Turns pattern optimizing mode off (only in programming mode).
0x9 ERROR CONFIRMATION
Confirms a driver error, in case that source of error was removed.
0xA FOUR STEP COMMAND
Turns on four step voltage commutation (applies immediately after last com-
mutation).
0xB TWO STEP COMMAND
Turns on two step current commutation (applies immediately after last com-
mutation).
0xD SAFE MODE ON
Turns on the safe mode. In a case of safe mode, a driver error automatically
blocks the pulses.
0xE SAFE MODE OFF
Turns off the safe mode.
Dead Time Value Register 0x3
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - W/R W/R W/R W/R W/R W/R W/R W/R
- - - - - - - - DT7 DT6 DT5 DT4 DT3 DT2 DT1 DT0
This register determines a dead time length for a commutation. The length of the dead
CHAPTER 4. APPLICATION 66
time can be calculated using equation (4.3).
TDT =
n+ 1
fclk
(4.3)
Where n stands for the dead time value and fclk for the clock frequency.
Changes to this setting apply first after turning programming mode on.
Saw Period Register 0x4
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R
R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0
This register contains the period of the periodic symmetric sawtooth signal.
It is loaded only in the programming mode. Note that an additional command (SAW
DATA ENABLE) is needed to request the loading of new values. The PWM VALUES LOADED flag
is significant first after the command has been sent.
The signal frequency calculation is explained in the next section.
Saw Frequency Divider Register 0x5
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - W/R W/R W/R W/R W/R W/R W/R W/R
- - - - - - - - R7 R6 R5 R4 R3 R2 R1 R0
This register contains a value of frequency divider for sawtooth signal.
It is loaded only in the programming mode. Note that an additional command (SAW
DATA ENABLE) is needed to request the loading of the new values. The PWM VALUES LOADED
flag is significant first after the command has been send.
The sawtooth signal frequency calculation follows:
fsaw =
fclk
2(p+ 1)(d+ 1)
(4.4)
Where fclk is the FPGA clock frequency, p is the period value and d is the frequency
divider value.
Error Register 1, Error Register 2 - 0x6, 0x7
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - R R R R R R R R R
- - - - - - - AU BU CU AV BV CV AW BW CW
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These two registers provide a possibility to locate on which component an error was
present. After removing the source of an error, it is needed to clear this register with
the confirmation command.
The error information about the input-side transistors is in the Error Register 1.
The error information about the output-side transistors is in the Error Register 2.
Registers T INPUT 1, T INPUT 1 X T OUTPUT 1, T INPUT 1 X T OUTPUT 2,
T INPUT 2 X T OUTPUT 1, T INPUT 2 X T OUTPUT 2 - 0xA, 0xB, 0xC, 0xD,
0xE
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R W/R
R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0
These registers contain time values calculated from modulation duty-cycle period values
d and the saw period register value p.
T INPUT 1 =
dr1
dr1 + dr2
· p (4.5)
T INPUT 1 X T OUTPUT 1 = dr1 · di1 · p (4.6)
T INPUT 1 X T OUTPUT 2 = dr1 · di2 · p (4.7)
T INPUT 2 X T OUTPUT 1 = dr2 · di1 · p (4.8)
T INPUT 2 X T OUTPUT 2 = dr2 · di2 · p (4.9)
These registers are being loaded always synchronous with beginning of saw signal period,
if the enabling request command was used (TIMES DATA ENABLE COMMAND). Note, that this
additional command is needed to request loading of new values. The TIME VALUES LOADED
flag is significant first after the command has been send.
Sector Register 0xF
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- - - - - - - - W/R W/R W/R W/R W/R W/R W/R W/R
- - - - - - - - R3 R2 R1 R0 I3 I2 I1 I0
This register contains the information about the virtual rectifier modulation sector (IN-
PUT SECTOR) and the virtual inverter modulation sector (OUTPUT SECTOR).
Bits R3 - R0 include information about rectifier modulation sector (0x1 - 0x6).
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Bits I3 - I0 include information about inverter modulation sector (0x1 - 0x6).
Note that the sector information has to be enabled by the enabling command (TIMES
DATA ENABLE COMMAND) together with times registers.
4.3.4 MC C Header
In order to use the MC converter in a control algorithm, a C Header was written.
There are prepared functions for writing and reading particular registers and writing
particular commands. It also stores addresses of registers.
The header is included on the CD. It is also printed in appendix D.
4.3.5 MC Manual UI
In order to make settings to the MC modulator manually, a simple UI program was
written. Using this program, it is also possible to read the current settings.
This program with source codes is included on the CD.
4.3.6 MC Demo Code
In order to verify function of the converter a demo code was written. The demo was
written with the help of my supervisor using Real Time Kernel [9], which is currently being
developed at the Department of Electric Drives and Traction.
The demo includes simple PLL for the converter input and generates the output voltage
at the reference frequency and output modulation degree. It also provides a voltage polarity
information, which is essential for the converter commutation.
This program with source codes is included on the CD.
Chapter 5
Experimental Results
In this chapter, experimental results measured on Voltage Source Inverter and Matrix
Converter, using the described modulators, will be presented.
5.1 Voltage Source Inverter
In order to verify the VSI modulator functionality and to obtain the properties of New
Modulation Method, there were few measurements performed.
5.1.1 Measurement Stand Description
A measurement stand was built according to the fig. 5.1. There was one analogue am-
meter A and voltmeter V used, in order, to obtain assured information about the converter
Figure 5.1: VSI Measurement Stand Scheme.
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state. Using Tektronix THS 3014 scope, time function curves of the output currents (cur-
rent probes CH1, CH2 and CH3) and transistor IGBT U down voltage (voltage probe CHR4)
were captured. The voltage on the transistor was measured to capture the switching func-
tion curve form.
In order to measure an efficiency and THD of the converter, a power analyzer Tektronix
PA 4000 was used. Input power was measured on the clamps A1 and V1. The output power
was measured on the clamps A2, V2, A3 and V3 using standard Blondel measurement tech-
nique. The settings of the power analyzer were set using PWRVIEW software wizard choosing
“PWM Drive Efficiency Measurement” option. In order to calculate the THD, the first 100
harmonics were used.
Figure 5.2: VSI Measurement Stand Photo.
As the input DC power supply, a three-phase voltage supply with a diode rectifier were
used. As the load a variable three-phase resistor and three-phase inductor, with a variable
air gap, were used.
5.1.2 Measured Curves
To verify and show the basic functionality of the modulator and different modulation
strategies, there were time-function curves of the output currents (iU , iV and iW ) and the volt-
age on the IGBT U down component (vS,U,down) captured.
Different modulation methods were tested, by the same input parameters. The modu-
lation degree was chosen to 0.9. The input DC voltage was chosen 391 V and input power
was 3.38 kW.
From the following figures, we can state that all of the implemented methods pro-
vide sine-form output currents. On the voltage on the IGBT component, we can see, that
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there is not any switching present on the IGBT during one third of period, when using New
Modulation Method.
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Figure 5.3: Measured Sinus Modulation Time-Function Curves.
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Figure 5.4: Measured Space Vector Modulation Time-Function Curves.
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Figure 5.5: Measured New Modulation Time-Function Curves.
5.1.3 Losses Measurements
To compare the different modulation methods, the efficiency was measured for different
power factor values. In fig. 5.6, we can see that the shape of measured efficiency curves is
similar to the ones simulated. The overall efficiency of the converter Loser is higher then
simulated (in the simulation the values from datasheet were used, which are commonly
the worst-case values).
0.4 0.6 0.8 1
0.9
0.91
0.92
0.93
0.94
0.95
0.96
0.97
0.98
η
 (
- )
cos(φ)
Measured Efficiency
 
 
SM
NewM
SVM
0.4 0.6 0.8 1
0.89
0.9
0.91
0.92
0.93
0.94
0.95
0.96
0.97
0.98
η
 (
- )
cos(φ)
Simulated Efficiency
 
 
SM
NewM
SVM
Figure 5.6: Measured VSI Efficiency for Different Modulation Methods as a Function of
Power Factor.
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Figure 5.7: Measured VSI Relative Losses for Different Modulation Methods as a Function
of Power Factor.
In the fig. 5.7, there are converter relative losses as a ratio towards Sinus Modulation
losses. The losses while using Space Vector Modulation Method lie in a 7% interval from
Sinus Modulation losses, therefore they do not differ significantly. The losses, while using
New Modulation Method, are between 25 and 35 % lower. The gain of this method measured
is higher than simulated. This means that by the converter, the switching losses are more
significant then the others.
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Figure 5.8: Measured VSI current THD for Different Modulation Methods as a Function of
Power Factor.
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The output current THD factor curves are in fig. 5.8. The THD of the New Modu-
lation Method is negatively influenced by a dead time generation. This causes a distortion
of thin pulses in the parts, when the current changes significantly.
5.2 Matrix Converter
In order to verify the MC modulator functionality, there were few measurements per-
formed.
5.2.1 Measurement Stand Description
Figure 5.9: MC Measurement Stand Scheme.
A measurement stand was built according to the fig. 5.9. Using Tektronix THS
3014 scope, time-function curves of the converter input currents (current probes CH1a and
CH2a) and output currents (current probes CH1b and CH2b) and the converter input line-to-
line voltages (voltage probes CH3a and CH4a) and output voltages ((voltage probes CH3b and
CH4b) were captured. The missing voltage and current curves, which were not measured,
were calculated assuming that a sum of all three line-to-line voltages or a sum of all three
phase currents is equal zero.
There was a three-phase voltage source used for the converter input. As the load,
there was an induction machine used.
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5.2.2 Measured Curves
In order to prove the functionality of the converter the input currents (iU , iV and iW )
and voltages (uU uV and uW ) and the output currents (iA, iB and iC) and voltages (uA, uB
and uC) were captured, while different settings were chosen.
The measured curves are plotted in fig. 5.10, fig. 5.11 and fig. 5.12. There are three
different output frequencies chosen (20, 35 and 45 Hz). The virtual rectifier degree is held at
Mi = 1 and virtual inverter modulation degree Mo differs from 0.95 to 1.15. The converter
does not generate any reactive power at the input to achieve the maximal possible voltage
transfer ratio (this is a common practice for Matrix Converter).
From the mentioned figures, it is possible to state that a chosen commutation method
or a chosen switching pattern do not influence the measured curve forms. Nevertheless,
the switching pattern should influence the star voltage v∗, which was not measured, because
there was no common voltage clamp available for the voltage source.
Because it was not possible to measure the currents behind the converter input fil-
ter, there is always a compensating current present. This current contains more current
50-Hertz harmonics and compensates the harmonics of the voltage source and is around 3 A
RMS. This compensating current is the reason of non-sine-form curves of the input current.
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Figure 5.10: Measured Voltages and Currents on Matrix Converter Prototype, fout = 35 Hz,
Mo = 1.15, optimized pattern and four step voltage commutation are present.
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Figure 5.11: Measured Voltages and Currents on Matrix Converter Prototype, fout = 20 Hz,
Mo = 1, optimized pattern and two step current commutation are present.
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Figure 5.12: Measured Voltages and Currents on Matrix Converter Prototype, fout = 45 Hz,
Mo = 0.9, unoptimized pattern and two step voltage commutation are present.
Chapter 6
Conclusion
In this work, modulation methods for two known converter topologies were presented.
For the common Voltage Source Inverter, we dealt with Amplitude Modulation method, Si-
nus Modulation method, Modulation with an Injection of Third Harmonic and Space Vector
Modulation method. One new method with a DC common voltage injection was also pro-
posed. For the Matrix Converter, Modulation Duty-Cycle Matrix Strategies, Direct Space
Vector Modulation method and Indirect Space Vector Modulation method were presented.
The focus was mainly put on the Indirect Space Vector Modulation method.
The main benefit of New Modulation method is a lowering of switching losses. This
was analytically derived, simulated and later measured. All the methods deliver similar re-
sults, showing the significant savings on the power loss (by measurements it was shown, that
using this method, between 25 and 35 percent of overall losses can be saved). The current
THD was not significantly influenced while using this method.
In order to show the functionality of particular modulation methods, modulators were
described in VHDL for the both of the mentioned converters. The Voltage Source Inverter
modulator was tested with a converter module Loser using Sinus Modulation, Space Vector
Modulation and New Method. The Matrix Converter modulator was tested with a converter
prototype at the Department of Electric Drives and Traction using Indirect Space Vector
Modulation Method (with two possible switching patterns and four step voltage or two step
current commutation method).
The functionality was satisfactory proven for all the modulation methods.
The VHDL modulators were written versatile to be used with CPU board for any
real time application with practically any converter of the mentioned topologies e.g. direct
torque control.
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Appendix A
CD
CD:
- kucka_master_thesis.pdf (this thesis)
+ VSI
+ vsi_header (VSI headers)
- vsi_def.h
- vsi_def.c
+ vsi_demo
- vsi_demo.exe (VSI demo program)
- ISA_qual.exe (modulator with PC communication quality test)
- ISA_time.exe (determines length of ISA IO writing and reading
cycle period)
+ vsi_modudulator (modulator in VHDL)
+ MC
+ mc_header (MC headers)
- mc_def.h
- mc_def.c
+ mc_manual_UI
- mc_man.exe (MC manual UI program)
+ mc_demo
- mc_demo.exe (MC demo program)
+ mc_modudulator (modulator in VHDL)
80
Appendix B
Switching Patterns Lookup Table
SECTOR ISVM VECTORS NON-OPTIMIZED OPTIMIZED
~ir1 ~ir1 ~ir2 ~ir2 ~ir1 ~ir2 ~ir1 ~ir2
INPUT OUTPUT ~vi1 ~vi2 ~vi1 ~vi2 ~v0 ~v0 ~v0 ~v0
1 1 AB 100 AB 110 AC 100 AC 110 AB 111 AC 111 AB 111 AC 111
2 AB 110 AB 010 AC 110 AC 010 AB 000 AC 000 AB 111 AC 111
3 AB 010 AB 011 AC 010 AC 011 AB 111 AC 111 AB 111 AC 111
4 AB 011 AB 001 AC 011 AC 001 AB 000 AC 000 AB 111 AC 111
5 AB 001 AB 101 AC 001 AC 101 AB 111 AC 111 AB 111 AC 111
6 AB 101 AB 100 AC 101 AC 100 AB 000 AC 000 AB 111 AC 111
2 1 AC 100 AC 110 BC 100 BC 110 AC 111 BC 111 AC 000 BC 000
2 AC 110 AC 010 BC 110 BC 010 AC 000 BC 000 AC 000 BC 000
3 AC 010 AC 011 BC 010 BC 011 AC 111 BC 111 AC 000 BC 000
4 AC 011 AC 001 BC 011 BC 001 AC 000 BC 000 AC 000 BC 000
5 AC 001 AC 101 BC 001 BC 101 AC 111 BC 111 AC 000 BC 000
6 AC 101 AC 100 BC 101 BC 100 AC 000 BC 000 AC 000 BC 000
3 1 BC 100 BC 110 BA 100 BA 110 BC 111 BA 111 BC 111 BA 111
2 BC 110 BC 010 BA 110 BA 010 BC 000 BA 000 BC 111 BA 111
3 BC 010 BC 011 BA 010 BA 011 BC 111 BA 111 BC 111 BA 111
4 BC 011 BC 001 BA 011 BA 001 BC 000 BA 000 BC 111 BA 111
5 BC 001 BC 101 BA 001 BA 101 BC 111 BA 111 BC 111 BA 111
6 BC 101 BC 100 BA 101 BA 100 BC 000 BA 000 BC 111 BA 111
4 1 BA 100 BA 110 CA 100 CA 110 BA 111 CA 111 BA 000 CA 000
2 BA 110 BA 010 CA 110 CA 010 BA 000 CA 000 BA 000 CA 000
3 BA 010 BA 011 CA 010 CA 011 BA 111 CA 111 BA 000 CA 000
4 BA 011 BA 001 CA 011 CA 001 BA 000 CA 000 BA 000 CA 000
5 BA 001 BA 101 CA 001 CA 101 BA 111 CA 111 BA 000 CA 000
6 BA 101 BA 100 CA 101 CA 100 BA 000 CA 000 BA 000 CA 000
5 1 CA 100 CA 110 CB 100 CB 110 CA 111 CB 111 CA 111 CB 111
2 CA 110 CA 010 CB 110 CB 010 CA 000 CB 000 CA 111 CB 111
3 CA 010 CA 011 CB 010 CB 011 CA 111 CB 111 CA 111 CB 111
4 CA 011 CA 001 CB 011 CB 001 CA 000 CB 000 CA 111 CB 111
5 CA 001 CA 101 CB 001 CB 101 CA 111 CB 111 CA 111 CB 111
6 CA 101 CA 100 CB 101 CB 100 CA 000 CB 000 CA 111 CB 111
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SECTOR ISVM VECTORS NON-OPTIMIZED OPTIMIZED
~ir1 ~ir1 ~ir2 ~ir2 ~ir1 ~ir2 ~ir1 ~ir2
INPUT OUTPUT ~vi1 ~vi2 ~vi1 ~vi2 ~v0 ~v0 ~v0 ~v0
6 1 CB 100 CB 110 AB 100 AB 110 CB 111 AB 111 CB 000 AB 000
2 CB 110 CB 010 AB 110 AB 010 CB 000 AB 000 CB 000 AB 000
3 CB 010 CB 011 AB 010 AB 011 CB 111 AB 111 CB 000 AB 000
4 CB 011 CB 001 AB 011 AB 001 CB 000 AB 000 CB 000 AB 000
5 CB 001 CB 101 AB 001 AB 101 CB 111 AB 111 CB 000 AB 000
6 CB 101 CB 100 AB 101 AB 100 CB 000 AB 000 CB 000 AB 000
Appendix C
VSI C Header Printout
C.1 vsi def.h
/*-------------------------------------------------------------------
Project: VSI modulator
by Bc. Jakub Kucka
(kuckajak@fel.cvut.cz)
component: vsi_def
description: here, all needed definitions and functions are to be found
to use VSI modulator this header has to be included
use of particular registers is described in Thesis
This was created as a part of Master Thesis.
---------------------------------------------------------------------*/
#ifndef __vsi_def__
#define __vsi_def__
//-------REGISTER_ADDRESSES------------------------------------
#define PWM_U_VALUE 0xAu
#define PWM_V_VALUE 0xBu
#define PWM_W_VALUE 0xCu
#define DEAD_TIME_VALUE 0x3u
#define SAW_PERIOD 0x4u
#define SAW_FREQUENCY_DIVIDER 0x5u
#define MODULATION_METHOD 0x2u
#define ERROR_REGISTER 0x6u
#define COMMAND_REGISTER 0x0u
#define INTERRUPT_REGISTER 0x1u
//-------COMMANDS-----------------------------------------------
#define BLOCK_PULSES_COMMAND 0x0001u
#define UNBLOCK_PULSES_COMMAND 0x0002u
#define PROGRAMMING_MODE_ON_COMMAND 0x0003u
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#define PROGRAMMING_MODE_OFF_COMMAND 0x0004u
#define SAW_DATA_ENABLE_COMMAND 0x0005u
#define PWM_DATA_ENABLE_COMMAND 0x0006u
#define SAFE_MODE_ON_COMMAND 0x0007u
#define SAFE_MODE_OFF_COMMAND 0x0008u
#define ERROR_CONFIRM_COMMAND 0x0009u
#define DEAD_TIME_ON_COMMAND 0x000Au
#define DEAD_TIME_OFF_COMMAND 0x000Bu
//-------INTERRUPT POSITIONS------------------------------------
#define SAW_LOADED_INTERRUPT_POSITION 0
#define DEAD_TIME_LOADED_INTERRUPT_POSITION 1
#define PWM_VALUES_LOADED_INTERRUPT_POSITION 2
#define MODULATION_LOADED_INTERRUPT_POSITION 3
#define PULSE_BLOCKING_INTERRUPT_POSITION 4
#define PROGRAMMING_MODE_INTERRUPT_POSITION 5
#define DRIVER_ERROR_INTERRUPT_POSITION 6
#define SAW_WRITING_ERROR_INTERRUPT_POSITION 7
#define PWM_WRITING_ERROR_INTERRUPT_POSITION 8
#define MODULATION_WRITING_ERROR_INTERRUPT_POSITION 9
#define DEAD_TIME_WRITING_ERROR_INTERRUPT_POSITION 10
#define SAFE_MODE_INTERRUPT_POSITION 11
#define DEAD_TIME_ON_INTERRUPT_POSITION 12
//-------BEGGINING OF MEMORY SPACE FOR ISA----------------------
#define MEM_ADR 0xf00000u
//-------BEGINNING OF ISA IO ADR--------------------------------
#define IO_ADR 0x300u
//-------CHIP SELECT OFFSET-------------------------------------
#define chip_sel_offset 0x0000u
void write_vsi(unsigned short int address, unsigned short int data);
/*
This function writes data to modulator register.
address - register address - for example: PWM_U_VALUE
data - register input data
It is also possible to write command using this function:
write_vsi(COMMAND_REGISTER, BLOCK_PULSES_COMMAND);
*/
unsigned short int read_vsi(unsigned short int address);
/*
This function reads from modulator register.
address - register address - for example: PWM_U_VALUE
*/
unsigned short int get_bit(unsigned short int value, unsigned short int position);
/*
This function returns bit value from "value" at position "position".
It can be used to detect concrete interrupt flag.
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get_bit(read_vsi(INTERRUPT_REGISTER),DEAD_TIME_ON_INTERRUPT_POSITION);
*/
#endif
C.2 vsi def.c
/*-------------------------------------------------------------------
Project: VSI modulator
by Bc. Jakub Kucka
(kuckajak@fel.cvut.cz)
component: vsi_def
description: here, all needed definitions and functions are to be found
to use VSI modulator this header has to be included
use of particular registers is described in Thesis
This was created as a part of Master Thesis.
---------------------------------------------------------------------*/
#include "vsi_def.h"
#include <conio.h>
#include <stdint.h>
void write_vsi(unsigned short int address, unsigned short int data)
{
uint16_t i;
i = IO_ADR+(2*(uint16_t)address); //address*2 - because of writing 2 bytes
outpw(i,data);
}
uint16_t read_vsi(unsigned short int address)
{
uint16_t i;
i = IO_ADR+(2*(uint16_t)address); //address*2 - because of writing 2 bytes
return inpw(i);
}
unsigned short int get_bit(unsigned short int value, unsigned short int position)
{
return ((value >> position) & 0x0001);
}
Appendix D
MC C Header Printout
D.1 mc def.h
/*-------------------------------------------------------------------
Project: MC modulator
by Bc. Jakub Kucka
(kuckajak@fel.cvut.cz)
component: mc_def
description: here, all needed definitions and functions are to be found
to use MC modulator this header has to be included
use of particular registers is described in Thesis
This was created as a part of Master Thesis.
---------------------------------------------------------------------*/
#ifndef __mc_def__
#define __mc_def__
//-------REGISTER_ADDRESSES------------------------------------
#define T_INPUT_1 0xAu
#define T_INPUT_1_X_T_OUTPUT_1 0xBu
#define T_INPUT_1_X_T_OUTPUT_2 0xCu
#define T_INPUT_2_X_T_OUTPUT_1 0xDu
#define T_INPUT_2_X_T_OUTPUT_2 0xEu
#define SECTOR 0xFu
#define DEAD_TIME_VALUE 0x3u
#define SAW_PERIOD 0x4u
#define SAW_FREQUENCY_DIVIDER 0x5u
#define ERROR_REGISTER1 0x6u
#define ERROR_REGISTER2 0x7u
#define COMMAND_REGISTER 0x0u
#define INTERRUPT_REGISTER 0x1u
//-------COMMANDS-----------------------------------------------
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#define BLOCK_PULSES_COMMAND 0x0001u
#define UNBLOCK_PULSES_COMMAND 0x0002u
#define PROGRAMMING_MODE_ON_COMMAND 0x0003u
#define PROGRAMMING_MODE_OFF_COMMAND 0x0004u
#define SAW_DATA_ENABLE_COMMAND 0x0005u
#define TIMES_DATA_ENABLE_COMMAND 0x0006u
#define OPTIMIZED_ON_COMMAND 0x0007u
#define OPTIMIZED_OFF_COMMAND 0x0008u
#define ERROR_CONFIRM_COMMAND 0x0009u
#define FOUR_STEP_COMMAND 0x000Au
#define TWO_STEP_COMMAND 0x000Bu
#define SAFE_MODE_ON_COMMAND 0x000Du
#define SAFE_MODE_OFF_COMMAND 0x000Eu
//-------INTERRUPT POSITIONS------------------------------------
#define SAW_LOADED_INTERRUPT_POSITION 0
#define DEAD_TIME_LOADED_INTERRUPT_POSITION 1
#define TIMES_LOADED_INTERRUPT_POSITION 2
#define PULSE_BLOCKING_INTERRUPT_POSITION 4
#define PROGRAMMING_MODE_INTERRUPT_POSITION 5
#define DRIVER_ERROR_INTERRUPT_POSITION 6
#define SAW_WRITING_ERROR_INTERRUPT_POSITION 7
#define TIMES_WRITING_ERROR_INTERRUPT_POSITION 8
#define OPTIMIZED_ON_INTERRUPT_POSITION 9
#define DEAD_TIME_WRITING_ERROR_INTERRUPT_POSITION 10
#define FOUR_STEP_ON_INTERRUPT_POSITION 3
#define SAFE_MODE_INTERRUPT_POSITION 12
//-------BEGGINING OF MEMORY SPACE FOR ISA----------------------
#define MEM_ADR 0xf00000u
//-------BEGINNING OF ISA IO ADR--------------------------------
#define IO_ADR 0x300u
//-------CHIP SELECT OFFSET-------------------------------------
#define chip_sel_offset 0x0000u
void write_mc(unsigned short int address, unsigned short int data);
/*
This function writes data to modulator register.
address - register address - for example: T_INPUT_1_X_T_OUTPUT_1
data - register input data
It is also possible to write command using this function:
write_mc(COMMAND_REGISTER, BLOCK_PULSES_COMMAND);
*/
unsigned short int read_mc(unsigned short int address);
/*
This function reads from modulator register.
address - register address - for example: T_INPUT_1_X_T_OUTPUT_1
*/
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unsigned short int get_bit(unsigned short int value, unsigned short int position);
/*
This function returns bit value from "value" at position "position".
It can be used to detect concrete interrupt flag.
get_bit(read_mc(INTERRUPT_REGISTER),SAFE_MODE_INTERRUPT_POSITION);
*/
#endif
D.2 mc def.c
/*-------------------------------------------------------------------
Project: MC modulator
by Bc. Jakub Kucka
(kuckajak@fel.cvut.cz)
component: mc_def
description: here, all needed definitions and functions are to be found
to use MC modulator this header has to be included
use of particular registers is described in Thesis
This was created as a part of Master Thesis.
---------------------------------------------------------------------*/
#include "mc_def.h"
#include <conio.h>
#include <stdint.h>
void write_mc(unsigned short int address, unsigned short int data)
{
uint16_t i;
i = IO_ADR+(2*(uint16_t)address); //address*2 - because of writing 2 bytes
outpw(i,data);
}
uint16_t read_mc(unsigned short int address)
{
uint16_t i;
i = IO_ADR+(2*(uint16_t)address); //address*2 - because of writing 2 bytes
return inpw(i);
}
unsigned short int get_bit(unsigned short int value, unsigned short int position)
{
return ((value >> position) & 0x0001);
}
